Cadence Design Systems, Inc.
•
HQ:
USA
First to market with full DDR5 DIMM support.This Cadence Verification IP (VIP) provides support for the JEDEC DDR5 SDRAM Unbuffer…
- DDR
Compare 43 DDR5 SDRAM IP Listing from 5 vendors
-
-
Truechip Solutions• HQ: USA
The DDR5 RDIMM Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 RDIMM interfa…
- DDR
-
Truechip Solutions• HQ: USA
The DDR5 LRDIMM Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 LRDIMM inter…
- DDR
-
Truechip Solutions• HQ: USA
The DDR5 Verification IP provides an effective & efficient way to verify the components interfacing with DDR5 interface of an ASI…
- DDR
-
Cadence Design Systems, Inc.• HQ: USA
In production since 2014 on dozens of production designs.This Cadence® Verification IP (VIP) supports the JEDEC® Memory Device DD…
- DDR
-
MRDIMM DDR5 & DDR5/4 PHY & Controller
Innosilicon Technology Ltd• HQ: ChinaThe DDR IP Mixed-Signal MRDIMM DDR5 PHY and DDR5/4 Combo PHY provide turnkey physical interface solutions for ICs requiring acces…
- Single-Protocol PHY
-
Synopsys, Inc.• HQ: USA
The Synopsys DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications req…
- Single-Protocol PHY
- Available on request
- Available
-
Synopsys, Inc.• HQ: USA
The Synopsys DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications req…
- TSMC
- 3nm
- N3E
-
DDR5/4 PHY in Samsung (10nm, 8nm, 7nm)
Synopsys, Inc.• HQ: USAThe Synopsys DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications req…
- Samsung
- 8nm
- 8LPP
- Available on request
-
DDR5/4 PHY V2 in TSMC (N7, N6, N5)
Synopsys, Inc.• HQ: USAThe Synopsys DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications req…
- TSMC
- 5nm
- N5FF
-
Synopsys, Inc.• HQ: USA
The Synopsys DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications req…
- GlobalFoundries
- 12nm
- LP
- Available on request
-
DDR5/4 PHY in TSMC (16nm, 12nm, N6, N7, N5)
Synopsys, Inc.• HQ: USAThe Synopsys DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications req…
- TSMC
- 5nm
- N5FF
-
Synopsys, Inc.• HQ: USA
Synopsys offers a system-level memory interface IP portfolio for SoCs requiring an interface to one or a range of high-performanc…
- DDR
- Available on request
- Available
-
Synopsys, Inc.• HQ: USA
Synopsys offers a system-level memory interface IP portfolio for SoCs requiring an interface to one or a range of high-performanc…
- DDR
- Available on request
- Available
-
DDR Secure Controller supporting DDR5
Synopsys, Inc.• HQ: USAThe DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standar…
- DDR
-
DDR Low Latency Controller supporting DDR5
Synopsys, Inc.• HQ: USAThe DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standar…
- DDR
-
DDR Controller supporting DDR5 with Advanced Features Package
Synopsys, Inc.• HQ: USAThe DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standar…
- DDR
-
DDR Controller supporting DDR5 with a CHI interface and Advanced Feature Package
Synopsys, Inc.• HQ: USAThe DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standar…
- DDR
-
DDR Controller supporting DDR5 MRDIMM Gen2 with Advanced Features Package
Synopsys, Inc.• HQ: USAThe DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standar…
- DDR
-
DDR Controller supporting DDR5 and DDR4 with Advanced Features Package
Synopsys, Inc.• HQ: USAThe DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standar…
- DDR