This IP is a programmable Analog PLL suitable for high speed clock generation.
- PLL
- Pre-silicon
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
This IP is a programmable Analog PLL suitable for high speed clock generation.
GSMC 0.13μm Low Power Process VCC Detector
This IP contains two Voltage Detector (VDT) circuits and a Power-On-Reset (POR) circuit.
GSMC 0.13μm Low Power Process 2.6~3.63v -> 1.5v Power Regulator
Targeted in GSMC 0.13μm Low Power 1.5V/3.3V 1P6M process, current design of Power Regulator is to provide 1.5v power supply which…
GSMC 0.13um Low Power Process Delay Cells
G13LPV33_DELAYRC_01 is to generate rise/fall delay ranging from 0.15ns to 5ns.
To provide a solution to MMC cards, SMIC18_MMC_07E_4IN1 is consolidated by four independent IPs: SMIC18_PRG_03E_33T18V60_160mA, S…
The LDS SATA DEVICE XV6 IP incorporates the Command Layer, Transport layer, the Link layer and the PHY layer on a Xilinx Virtex 6…
The 10G/1G dual-mode Ethernet MAC offers an IEEE802.3-2008 (802.3ae) compliant solution that meets the requirements for 10Gbps LA…
The LDS SATA DEVICE STR4GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Macth FIFO on a ALTERA…
40G Ethernet Solution (MAC + 40GBase-R PCS)
The 40Gbps Ethernet IP solution offers a fully integrated IEEE802.3ba compliant package for NIC (Network Interface Card) and Ethe…
40/100G Dual Mode Ethernet Solution
The dual-mode 100Gbps/40Gbps Ethernet IP solution offers a fully integrated IEEE802.3ba compliant package for NIC (Network Interf…
SATA HOST Controller on Cyclone IV GX
The LDS SATA HOST C4GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Macth FIFO on a ALTERA Cyc…
SATA Device Controller on Altera Arria II GX
The LDS SATA DEVICE AR2GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Macth FIFO on a ALTERA …
SATA Host on Altera Arria II GX
The LDS SATA HOST AR2GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Macth FIFO on a ALTERA AR…
VeriSilicon SMIC 0.16um 1.8V/3.3V VPPIO_01 IO Library
VeriSilicon SMIC 0.16um 1.8V/3.3V VPPIO_01 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing Inter…
CMOS 1-Channel 10-Bit 200MSPS+ Current-Steering D/A Converter
The S13LLV33_DAC_03 is a 1-channel 10-bit resolution, high performance, low power, current-steering CMOS digital-to-analog conver…
LogiCORE IP Serial RapidIO Gen 2
The LogiCORE™ IP Serial RapidIO Gen 2 Endpoint solution, designed to RapidIO Gen 2.1 specification, comprises of a flexible and o…
Included at no additional charge with ISE software Xilinx provides the AXI Datamover core which provides high throughput transfer…
eMMC 4.5 Card Slave Controller
eMMC 4.5 Card Slave Controller
Included at no additional charge with Vivado and ISE Design Suite The AXI Interconnect IP connects one or more AXI memory-mapped …
The present IP is a VCC Detector (VDT) circuit.