PrimeSoC Technologies
•
HQ:
India
Retimer that are Physical Layer protocol aware and that interoperate with any pair of Components with any compliant channel on ea…
- PCIe 5.0
Compare 863 SerDes IP Listing from 76 vendors
-
-
Comcores• HQ: Denmark
Silicon agnostic implementation of the structure agnostic mapping method described in the IEEE 1914.3 standard The Radio Over Eth…
- Ethernet
- Mature
- Available
- IEEE 1914.3-2018
-
USB4 Gen3X2 and DP1.4 X4 PHY IP with Type-C connector support
M31 Technology Corp.• HQ: TaiwanM31 USB4 Gen3x2 transceiver IP provides a range of USB4 Gen3x2 host and peripheral applications up to 40Gbps.
- Single-Protocol PHY
-
Comcores• HQ: Denmark
Silicon agnostic implementation of the Physical Coding Sublayer (PCS) compliant with Ethernet standard IEEE 802.3-2018 supporting…
- Single-Protocol PHY
- Mature
- Available
- IEEE 802.3
-
Comcores• HQ: Denmark
The Ethernet MAC and PCS 10G/25G is a silicon agnostic implementation of the IEEE 802.3 standard.
- Ethernet
- Mature
- Available
-
CoMira Solutions Inc.• HQ: USA
The multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC) is fully conf…
- Single-Protocol PHY
-
Faststream Technologies• HQ: USA
We offer high-performance silicon-proven as measured by resource use, gate count, and latency.
- Ethernet
-
IntelliProp Inc.• HQ: USA
The IntelliProp SATA Host AHCI (IPC-SA156A-HI) is an industry standard Serial-ATA (SATA) host interface core that enables custome…
- SATA Controller
-
UMC L28HPCLVT 28nm Ultra PLL - 15MHz-3250MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- UMC
- 28nm
- HPC
-
UMC L28HPC+LVT 28nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- UMC
- 28nm
- HPC
-
UMC L28HPC+ 28nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- UMC
- 28nm
- HPC
-
TSMC CLN40ULPOD 40nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- TSMC
- 40nm
- ULP
-
TSMC CLN22ULPLVT 22nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- TSMC
- 22nm
- ULP
-
TSMC CLN22ULP 22nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- TSMC
- 22nm
- ULP
-
TSMC CLN12FFCLLLVT 12nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- TSMC
- 12nm
- FFC
-
TSMC CLN12FFCLL 12nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- TSMC
- 12nm
- FFC
-
GF L14LLP 14nm Ultra PLL - 15MHz-3250MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- GlobalFoundries
- 14nm
-
GF L12LLP 12nm Ultra PLL - 15MHz-3250MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- GlobalFoundries
- 12nm
- LP
-
UMC L28HPCLVT 28nm Clock Generator PLL - 220MHz-1100MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
- HPC
-
UMC L28HPCLVT 28nm Clock Generator PLL - 440MHz-2200MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- UMC
- 28nm
- HPC