Vendor: Omni Design Technologies, Inc. Category: Analog Front End

Ultra Low-Power High-Performance AFE on 12nm

The ODT-AFE-4T4R-12nm is an ultra-high-performance AFE designed in a 12nm CMOS process.

Overview

The ODT-AFE-4T4R-12nm is an ultra-high-performance AFE designed in a 12nm CMOS process. The AFE includes 2 IQ Pairs of Tx and Rx for the FR2 band, and combines them with 2 additional IQ Pairs of Tx and Rx for the FR1 band clocked at a lower sample rate. This is comprised of eight 12-bit 2GSPS ADCs, and 8 12-bit 2GSPS DACs for 4 total IQ pairs for Tx and Rx. This AFE also includes multiple capless LDOs, a voltage/current reference, and a low jitter 2 GHz PLL from a 3rd party supplier.

The ADC and DAC architecture is optimized to maximize performance while minimizing power and area consumption.

To maximize SNR, the AFE includes an ultra-low-jitter clock distribution network.

Key features

  • Ultra high-performance AFE
  • FR1/FR2- I/Q ADCs 12-bit 2GSPS
  • FR1/FR2 – I/Q DAC 12-bit 2GSPS
  • Capless LDOs
  • Voltage/current reference
  • Low jitter 2 GHz PLL
  • PLL bypass mode
  • ADC Clock distribution network
  • ADC Clock divider synchronization logic
  • Integrated ESD and bumps

Block Diagram

Applications

  • General purpose software defined radio
  • High speed data acquisition systems
  • Cellular base station
  • Broadband communications
  • High-speed medical imaging
  • Wideband satellite receiver

What’s Included?

  • Datasheet
  • Hard Macro (GDSII)
  • Characterization Report (as applicable)
  • Abstract View (LEF) for top level connectivity
  • Spectre Netlist (as needed upon request)
  • Behavioral Model
  • Integration and Customer Support

Specifications

Identity

Part Number
ODT-AFE-4T4R-12
Vendor
Omni Design Technologies, Inc.
Type
Silicon IP

Provider

Learn more about Analog Front End IP core

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim

In this paper we present a methodology to model and verify a mixed-signal IP using SystemVerilog in Virtuoso and NCsim. We take our 12.5Gbps transmitter (TX) design as an example to explain the method we propose. This TX is designed to operate at programmable data rates from 1.25Gbps – 12.5Gbps and to support requirements of multiple serial protocols like USB, PCIe, and SATA. Interaction between AFE and Digital is key towards proper implementation of features like Feed Forward Equalization (FFE), programmable output swing and power management states.

Is there a "one-size fits all" SOC PLL?

Like most types of circuits, there is no such thing as a "one size fits all" PLL. This article will explore the trade-offs in PLL performance and design and look for a solution to most SOC PLL needs.

Frequently asked questions about Analog Front End IP cores

What is Ultra Low-Power High-Performance AFE on 12nm?

Ultra Low-Power High-Performance AFE on 12nm is a Analog Front End IP core from Omni Design Technologies, Inc. listed on Semi IP Hub.

How should engineers evaluate this Analog Front End?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog Front End IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP