Vendor: Synopsys, Inc. Category: Temperature Sensor

Temperature Sensor Deep NWELL, TSMC N3E

A high precision low power junction temperature sensor that has been developed to be easily embedded into digital ASIC designs.

Contact Provider Request Datasheet
TSMC 3nm N3E View all specifications

Overview

A high precision low power junction temperature sensor that has been developed to be easily embedded into digital ASIC designs. The block features an exclusively digital interface and includes a power down function to reduce standby current. The temperature sensor can be instanced multiple times in a single chip. Tight thermal control of device activity is essential for performance optimization, power efficiency and long-term reliability. This In-Chip Sensing and PVT Monitoring IP is available as part of the Synopsys DesignWare® Foundation IP portfolio. It also forms the foundation of the new Synopsys Silicon Lifecycle Management (SLM) platform. SLM enables new levels of insight for both SoC providers as well as their customers to optimize operational activities at each stage of the device and system lifecycles from design to in-field.

Key features

  • Accurately measures Silicon junction temperature
  • High Accuracy
  • Optional 1 or 2 point calibration (if required)
  • Digital interface for simplified chip integration
  • Uses standard digital process layers
  • Instantiate multiple temperature sensors on a single chip
  • High testability for reliable operation
  • Small Size

Benefits

  • Enables accurate temperature measurement and tight thermal management across the die
  • Avoids high transistor leakage current caused by on-chip heating
  • Prevents thermal runaway and monitors temperature for safety-critical circuits
  • Decreases mean time to failure through thermal analysis and the
  • investigation of electromigration margins
  • Allows enabling or disabling of blocks for Power Management
  • Can control cooling fans for Thermal Management

Applications

  • Deeply embedded thermal analysis
  • Fine grained thermal management
  • Thermal based software load balancing
  • Opportunistic performance increases whilst staying within safe thermal limits
  • Tight thermal control of device activity is essential for performance optimization, power efficiency and long term reliability.

What’s Included?

  • Datasheet
  • GDSII
  • LEF (Abstract) view
  • Liberty timing files
  • LVS netlist
  • Verilog model

Silicon Options

Foundry Node Process Maturity
TSMC 3nm N3E —

Specifications

Identity

Part Number
dwc_sensors_ts_deep_nwell_tsmcn3e
Vendor
Synopsys, Inc.
Type
Silicon IP

Provider

Synopsys, Inc.
HQ: USA
Contact Synopsys, Inc.

Learn more about Temperature Sensor IP core

Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study

This paper discusses about the intelligent low power techniques such as context based clock gating and how they are useful for IoT applications. It also describes how it improves the overall power efficiency of the system. The power statistics shared shows how the overall idle power and functional power consumption is significantly reduced. Further we discuss about how it can be combined with few other low power techniques to reduce the overall power

Sensor fusion enables sophisticated next-gen applications

In this Product How-To article Rich Collins of Synopsys describes the importance of sensor fusion in connected embedded systems and how the company’s ARC EM4 32-bit CPU-based sensor IP Subsystem allows design of devices with the right performance/power consumption mix.

Android hardware-software design using virtual prototypes - Part 2: Building a sensor subsystem

In the second of a three-part series of articles on virtual prototyping, Achim Nohl explains how to use the Synopsys Virtualizer Development Kit (VDK) and describes the hardware/software integration flow for a sensor subsystem for use in an Android mobile device. For the remainder of this series, we will illustrate virtual prototyping usage and early software development by means of a brief case study. The case study is centered on a multi-function sensor controller subsystem which supports an accelerometer, magnetic field, orientation, gyroscope, light, pressure, temperature, and proximity.

Scalable Architectures for Analog IP on Advanced Process Nodes

This paper elaborates on how ADCs can work with Moore's Law to move with the power and area scaling trends that are common for digital circuits. It will compare the main ADC architectures and conclude that the Successive-Approximation Register (SAR) based ADC is very well positioned as the architecture of choice for medium- and high-speed ADCs in modern SoCs, especially in 28-nm processes and beyond. It will describe implementations of the SAR ADC architecture that reduce power consumption and area usage dramatically, enabling SoC designers to successfully integrate these analog components in their next SoCs.

Frequently asked questions about Temperature Sensor IP cores

What is Temperature Sensor Deep NWELL, TSMC N3E?

Temperature Sensor Deep NWELL, TSMC N3E is a Temperature Sensor IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Temperature Sensor?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Temperature Sensor IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP