Vendor: SMIC Category: Analog

SMIC 65nm LL Standard digital and oscillator IO

SMIC 65nm LL Silicon Proven View all specifications

Key features

  • Standard digital and oscillator IO;
  • Cell Size (Width * height) 50um * 123um without bonding pad;
  • Work voltage: 1.8V~3.3V power;
  • SMIC 0.065?m Logic Salicide 1.2V/2.5V low leakage Process;
  • Suitable for 7, 8 and 9 layers application (single top metal);
  • Suitable for 7, 8, 9 and 10 layers application (double top metal);

Silicon Options

Foundry Node Process Maturity
SMIC 65nm LL Silicon Proven

Specifications

Identity

Part Number
SP65NLLD2RP_OV3_TTM
Vendor
SMIC
Type
Silicon IP

Provider

HQ: China

Frequently asked questions about Analog I/O Pad Library IP cores

What is SMIC 65nm LL Standard digital and oscillator IO?

SMIC 65nm LL Standard digital and oscillator IO is a Analog IP core from SMIC listed on Semi IP Hub. It is listed with support for smic Silicon Proven.

How should engineers evaluate this Analog?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP