Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
Nordic Semiconductor Seattle
Category:
SRAM
Single Port Low Leakage SRAM Memory Compiler on GF 22FDX+
SP Ultra Low Leakage SRAM.
Overview
SP Ultra Low Leakage SRAM. Only SRAM on market which utilizes L110 Bit Cell together with high Vt Periphery to provide lowest leakage together with highest yield.
| Bit Cell | Power Supply (V) |
| L110 | 0.65/0.8 |
Key features
- Ultra-Low Leakage: High VT (HVT) and low leakage (LLHVT) devices are used with source biasing to minimize standby currents while operating at low voltage
- Bit Cell: Utilizes GlobalFoundries® Ultra-Low Leakage, 6T(L110) bit cells to ensure high manufacturing yields
- Five Power Modes: High Performance, Low Leakage, Standby, Retention, and Power Off modes provide flexibility for power optimization
- Speed Grades: Three options to adjust the speed/leakage balance and optimize for high speed or low power operation
- Memory Ready Output: Create a Pseudo-Dual Port memory utilizing the READY pin
- High-Density Solutions: Abutment capability to enable multi-instance macros
- Data Write-Through: Optionally prevent data out transitions during a write to reduce power
- Error Correction: Optional SECDED logic for single-bit correction and dual bit detection
Block Diagram
SP-ULD-GF22FDX-PLUS block diagram
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 22nm | FDX+ | — |
Specifications
Identity
Part Number
SP-ULD-GF22FDX-PLUS
Vendor
Nordic Semiconductor Seattle
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is Single Port Low Leakage SRAM Memory Compiler on GF 22FDX+?
Single Port Low Leakage SRAM Memory Compiler on GF 22FDX+ is a SRAM IP core from Nordic Semiconductor Seattle listed on Semi IP Hub. It is listed with support for globalfoundries.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.