Vendor: Noesis Technologies Category: HDLC

Single Channel HDLC Controller

Noesis Technologies ntHDLC single channel High-Level Data Link Controller (HDLC) is a full-duplex transceiver with independent tr…

Overview

Noesis Technologies ntHDLC single channel High-Level Data Link Controller (HDLC) is a full-duplex transceiver with independent transmit and receive units for synchronous framing bit-level HDLC protocol operations. The ntHDLC can handle interframe and delimiting flags, frame check sequence based on CCITT CRC16/CRC32 polynomial, normal or transparent transmission modes, abort generation and detection. The system interface is very flexible and can be adapted towards FIFO, uP, or DMA controllers. The transmit and receive units and their associated control and status logic are independent. This partitioning strategy enables the Tx and Rx units to be instantiated in different place and/or level of the design hierarchy. Each unit (Tx, Rx and back-end interface) has its own clock domain with synchronous clock enable. Communication between the various clock domains is achieved via synchronization logic blocks.

Key features

  • Single port synchronous serial line interface.
  • Flag/Abort Generation/Detection.
  • Zero Insertion/Deletion.
  • Non-octet alignment detection.
  • CCITT CRC-16 Generation and Checking.
  • NRZ/NRZI encoding/decoding.
  • Transparent mode support.
  • Receive FIFO overrun detection.
  • Transmit FIFO underrun detection.
  • Frame status and frame length indicators.
  • Runt frame detection.
  • Seperate clocks for Tx and RX interfaces.
  • Supports fllag in interframe-time fill.
  • 8-bit parallel back-end interface.

Block Diagram

What’s Included?

  • Fully commented synthesizable VHDL or Verilog source code or FPGA netlist.
  • VHDL or Verilog test benches and example configuration files.
  • Comprehensive technical documentation.
  • Technical support.

Specifications

Identity

Part Number
ntHDLC
Vendor
Noesis Technologies
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about HDLC IP core

Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core

Noesis Technologies has announced today the immediate availability of its ntFFT_UHS IP Core that implements a customized FFT/IFFT programmable fixed point (Decimation in Frequency - DIF) transform processor, supporting low latency, streaming, ultra-parallel complex samples per clock cycle in natural order.

Noesis Technologies releases its XTS mode AES processor IP Core

Noesis Technologies has announced today the immediate availability of its ntAES_XTS IP Core, a fully compliant core with AES-XTS algorithm standardized at NIST SP800-38E and IEEE 1619-2007 recommendations targeting disk encryption applications at sector (data unit) addressable level.

Noesis Technologies releases a fully configurable FFT/IFFT processor

Noesis Technologies announced today the immediate availability of its fully configurable FFT/IFFT processor (ntFFT). ntFFT core is a fully configurable solution that performs the FFT and IFFT transform. It is on-the-fly programmable in terms of transform size and type.

OFDM Baseband Processor by Noesis Technologies

Noesis Technologies announced today the immediate availability of its ntOFDM_BBP custom baseband processor, which implements the physical layer of an OFDM, time division duplexing (TDD) system. The baseband processor includes both transmission and reception bit-level and symbol-level processing chains including a sophisticated synchronization unit.

Frequently asked questions about HDLC IP cores

What is Single Channel HDLC Controller?

Single Channel HDLC Controller is a HDLC IP core from Noesis Technologies listed on Semi IP Hub.

How should engineers evaluate this HDLC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this HDLC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP