Vendor: M31 Technology Corp. Category: Multi-Protocol PHY

SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)

M31 Serdes PHY IP provides high-performance, multi-lane capability and low power architecture for the high-bandwidth applications.

Overview

M31 Serdes PHY IP provides high-performance, multi-lane capability and low power architecture for the high-bandwidth applications. The Serdes IP supports data rates from 1.25G to 10.3125Gbps including XFI, SFI, 10GBASE-KR, CEI, XAUI, USXGMII, QSGMII, and SGMII. With the supports for both TX and RX equalization techniques, the Serdes IP is designed to meet the requirements for different channel conditions.

Key features

  • Supports 1.25G to 10.3125Gbps data rates and compact die area
  • Supports up to 25dB channel loss@ 5.15625GHz
  • Supports RX loss-of-signal detection
  • Supports X1, X2 and X4 lanes
  • Accessible register controls allow user specific optimization of critical parameters (e.g., TXPLL bandwidth, TX de-emphasis level, CDR bandwidth, and EQ strength)
  • Supports both FOM for Link-EQ Training
  • Supports robust BIST functions for mass production testing
  • Support Wire-Bond and Flip-Chip packages
  • Support robust BIST functions for mass production tests
  • Support Wire-Bond and Flip-Chip packages
  • Available in 28nm and 16nm/12nm process nodes

Silicon Options

Foundry Node Process Maturity
TSMC 7nm N7+

Specifications

Identity

Part Number
M31 Serdes 10G/5G IP
Vendor
M31 Technology Corp.
Type
Silicon IP

Provider

Learn more about Multi-Protocol PHY IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

High-Speed PCIe and SSD Development and Challenges

PCIe stands for Peripheral Component Interconnect Express (PCIe), which is a very important specification in computer buses. It is widely used in a large number of applications for data exchange communication within computer components, such as network cards, graphics cards, and nowadays NVMe solid state drives, which are mostly connected to the motherboard via PCIe. Since its introduction in 2003, PCIe has evolved into a fifth or even sixth-generation specification.

Mastering Key Technologies to Realize the Dream - M31 IP Integration Services

Throughout the development of the industry, the evolution of advanced semiconductor manufacturing processes has led to an increase in production costs, high-speed interface bandwidth, and the difficulty and risk in IP and SoC integration. That results in a significant increase in development costs for chip manufacturers, especially in the investment of manpower, and EDA tools are becoming more challenging.

M31 on the Specification and Development of MIPI Physical Layer

MIPI is the abbreviation of "Mobile Industry Processor Interface". This article will introduce the physical layer specifications of MIPI architecture, and explain the features and benefits of D-PHY and C-PHY respectively. Then, the MIPI perspective on the development and challenges of automotive electronics and the professional MIPI technical services that M31 can provide will be shared.

Frequently asked questions about Multi-Protocol PHY IP cores

What is SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)?

SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm) is a Multi-Protocol PHY IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Multi-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Multi-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP