Vendor: Zipcores Electronic Systems Engineering S.L. Category: Arithmetic Units

Pipelined Square Root

PIPE_SQRT is a pipelined square-root with configurable data width.

Contact Provider Request Datasheet

Overview

PIPE_SQRT is a pipelined square-root with configurable data width. The design is fully scalable and modular permitting the user to specify large bit widths without compromising maximum attainable clock speed.

The function accepts input values as unsigned integers whose width is specified by the parameter dw. The output result also contains dw bits and is separated into an integer part and fractional part each of dw/2 bits wide.

Key features

  • Synthesizable, technology independent VHDL Core
  • Function f(x) = √x
  • Input and output values as unsigned integers
  • Configurable data width
  • Unsigned N-bit input generates a result with N/2 integer bits and N/2 fraction bits
  • Precision to within 1/2(N/2)
  • High-speed fully pipelined architecture with configurable number of register stages for area/speed trade off
  • One output result per clock-cycle (i.e. pipelined operation)
  • Capable of clock speeds of 250MHz+ on even basic FPGA platforms
  • Basic building block in digital processing functions
  • Square root of integers and fixed-point numbers1
  • Magnitude calculation of complex signals in digital communications systems

Block Diagram

PIPE_SQRT block diagram

Applications

  • Basic building block in digital processing functions
  • Square root of integers and fixed-point numbers1
  • Magnitude calculation of complex signals in digital communications systems

Specifications

Identity

Part Number
PIPE_SQRT
Vendor
Zipcores Electronic Systems Engineering S.L.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Zipcores Electronic Systems Engineering S.L.

Learn more about Arithmetic Units IP core

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach

In today’s fast-paced silicon industry, hardware design is under constant pressure to innovate, iterate, and ship faster. Traditional Register Transfer Level (RTL) design processes—though foundational—are time-consuming, error-prone, and heavily reliant on manual expertise. With growing design complexity and shrinking time-to-market, the need for automation in digital design is more critical than ever.

LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage

Given the prominence of the LTE protocol in wireless devices, it is surprising that there are very few DFT FPGA circuit implementations from which to choose. This is likely due to the complexity of the circuit, which must accommodate run-time choice of many and large non-power-of-two transforms, requiring multiple radices for efficient DFT calculation.

FPGA Implementation of DLX Microprocessor With WISHBONE SoC Bus

DLX is an open source microprocessor, it’s free and it has never been implemented in a commercial ASIC (Application Specific Integrated Circuit) design. The objective of this project is to use the DLX microprocessor implemented with Wishbone bus interface for a SoC (System-on-Chip) design.

Frequently asked questions about Arithmetic Unit IP cores

What is Pipelined Square Root?

Pipelined Square Root is a Arithmetic Units IP core from Zipcores Electronic Systems Engineering S.L. listed on Semi IP Hub.

How should engineers evaluate this Arithmetic Units?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Arithmetic Units IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP