Vendor:
Synopsys, Inc.
Category:
PCIe / CXL IDE
PCIe 6.0 Integrity and Data Encryption Security Module
PCI Express is a ubiquitous interface for a wide variety of applications, from connecting accelerators and peripheral devices to …
Overview
PCI Express is a ubiquitous interface for a wide variety of applications, from connecting accelerators and peripheral devices to data center servers to their use in consumer electronics. PCI Express links carry high value information between the host and the peripheral and from endpoint to endpoint.
The Integrity and Data Encryption (IDE) Security IP Module for PCIe 5.0 provides confidentiality, integrity, and replay protection for Transaction Layer Packets (TLP) over PCI Express interfaces as defined in the PCI-SIG IDE specification. The security module integrates seamlessly with the Synopsys PCIe 5.0 controllers to accelerate SoC integration.
Benefits
- Compliant with PCI Express IDE specification
- High-performance AES-GCM based packet encryption, decryption, authentication
- Seamless integration with Synopsys controllers via TLP packet-based interface
- Support for PCIe 5.0, 4.0 and 3.0 data rates
- Customer configurable
- Aligns with PCIe controller’s configuration options
- Scalable data bus width: 128, 256, 512
- Lanes: x1, x2, x4, x8, x16
- optimized for area, performance & latency’ bullet saying
- Support for TDISP
- Optimized for area, performance & latency
- Multi-stream support
- PCRC calculation & validation
- Efficient key control & refresh
Applications
- High performance computing
- Cloud computing: data centers, enterprise, storage area networks, SSDs, networking switches, routers
- Artificial intelligence / deep learning
- Graphics
- Mobile multimedia
- Gaming
- Industrial
What’s Included?
- Synthesizable RTL developed in compliance with the IEEE1364 Verilog-2005 standard
- Verilog integration testbench
- Sample synthesis script and constraints
- Sample simulation script
- Databook
- Hardware user guide
- Hardware installation guide
Specifications
Identity
Part Number
dwc_pcie_6_ide_security_module
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about PCIe / CXL IDE IP core
Building Secure Chips with Verified CXL IDEs
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow
After more than three decades, the relationship between Arm and Synopsys continues to redefine the semiconductor industry. And the fusion of our expertise and technology continues to reshape chip design flows.
Industry 1st CXL 4.0 Verification IP: Transforming AI and HPC Systems
Synopsys continues to lead innovation with the industry’s first commercially available CXL 4.0 Verification IP (VIP). This comprehensive solution supports the full 128 GT/s data rate, IO throttling, and streamlined port negotiation, equipping designers to validate and optimize their products for the future.
Reduce Integration Risks for High-Speed Applications with PCIe 5.0-Compliant Synopsys IP
Richard Solomon, Synopsys
Frequently asked questions about PCIe / CXL IDE IP cores
What is PCIe 6.0 Integrity and Data Encryption Security Module?
PCIe 6.0 Integrity and Data Encryption Security Module is a PCIe / CXL IDE IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this PCIe / CXL IDE?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCIe / CXL IDE IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.