Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP
Learn how AVSBus 2.0 VIP validates power delivery in AI and data center SoCs.
Vendor:
Synopsys, Inc.
Category:
MTP
NVM MTP in GF (180nm, 55nm)
Synopsys Non-Volatile Memory (NVM) IP provides reprogrammable NVM supporting up to 1 million bits (1Mbit) configurations in stand…
Overview
Synopsys Non-Volatile Memory (NVM) IP provides reprogrammable NVM supporting up to 1 million bits (1Mbit) configurations in standard CMOS and BCD process technologies with no additional masks or process steps. Small in area and low in power, Synopsys NVM IP delivers industry-leading reliability in products that support write cycle endurance from 1 to 1M times. Synopsys offers a broad portfolio of NVM, including one-time programmable (OTP), multi-time programmable (MTP), and few-time programmable (FTP) NVM
Validated through rigorous characterization, qualification, and reliability testing, the silicon proven NVM IP is delivered as a hard GDSII block and includes all the required control and support circuitry including the charge pump and high voltage circuits.
With more than a decade of development expertise, Synopsys offers the industry’s broadest portfolio of CMOS NVM IP with strong security, small area, fast access times, and high reliability for target applications in the automotive, industrial, and consumer markets.
Validated through rigorous characterization, qualification, and reliability testing, the silicon proven NVM IP is delivered as a hard GDSII block and includes all the required control and support circuitry including the charge pump and high voltage circuits.
With more than a decade of development expertise, Synopsys offers the industry’s broadest portfolio of CMOS NVM IP with strong security, small area, fast access times, and high reliability for target applications in the automotive, industrial, and consumer markets.
Benefits
- Broad portfolio of area-optimized reprogrammable CMOS NVM IP
- Support for 64bits to 1Mbit configurations
- 1 to 1M write cycle endurance
- Standard CMOS and BCD processes with no additional masks or process steps
- Up to 15+ years of data retention at 150°C
- Integrated error checking and correction (ECC) functionality
- Silicon characterized and qualified to exceed industry standards
- Qualified for automotive AEC-Q100 Grade 0 and 1 temperatures in select process geometries
Applications
- eFuse replacement
- Analog trimming
- Parameter setting
- Security key storage
- Code storage
What’s Included?
- Databook
- Production Test Flow document
- Verilog behavior model
- Abstract LEF and timing LIB files
- GDSll layout database
- CDL Netlist (OTP ONLY)
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 180nm | 180 1800 nm | Available on request |
Specifications
Identity
Part Number
dwc_nvm_mtp_gf
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about MTP IP core
Synopsys Joins Arm Total Design for Physical AI to Advance Autonomous Systems
Learn how Synopsys and Arm Total Design help accelerate Physical AI systems with pre-validated IP, virtual development, and system-level design.
Synopsys Advances Agentic AI Chip Design with AMD and Microsoft
Introduces Industry's First Autonomous EDA Workflows on Microsoft Discovery to Accelerate Engineering from Specification to Silicon
Synopsys and Intel Foundry Fast-Track Customer Readiness from Silicon to Systems on Intel 14A
Certified AI-powered EDA flows, integrated multiphysics analysis, and broad IP portfolio accelerate Angstrom-scale AI and multi-die designs
Synopsys Showcases Comprehensive Autonomous Engineering Workflows from Silicon to Systems, Developed with NVIDIA Technology
Synopsys unveils a fully autonomous long-running design verification agent that orchestrates the entire chip verification cycle delivering up to 50X faster time-to-validated RTL while achieving 20% additional coverage improvement
World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
Synopsys delivers standards-compliant 112G PHY IP for linear optics, helping reduce AI interconnect power, latency, and heat.
Frequently asked questions about MTP Memory IP cores
What is NVM MTP in GF (180nm, 55nm)?
NVM MTP in GF (180nm, 55nm) is a MTP IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.
How should engineers evaluate this MTP?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MTP IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.