Vendor: Verien Design Group, LLC Category: I2S

Multi-channel Audio Digital Interface (MADI) IP Core

The Verien Design Group MADI IP core is proven technology.

Overview

The Verien Design Group MADI IP core is proven technology. Many of these cores have been shipped and to some of the biggest names in the audio industry - both in the US and in Japan.

The Multi-channel Audio Digital Interface (MADI) is an AES standard, specifically AES-10, and can accommodate the bidirectional transfer of up to 64 channels of audio data across either copper or fibre. The Verien MADI core consists of both the transmitter and receiver and can be dynamically configured for up to the maximum channel count supported by the standard. The receiver includes data recovery using an oversampling technique - no high speed transceivers (Hotlink or otherwise) are required and no external clock recovery is needed.

The user side consists of two simple FIFO interfaces - one for the transmitter and one for the receiver, along with programmable FIFO status signals. Example interface code and multiple example designs are provided, including three self-checking testbenches. Loopback generation and checking are built-into the core allowing the core to be tested without external hardware.

Key features

  • No high-speed transceivers required (Hotlink or other)
  • Built-in loopback mode with data generation and testing
  • Can be configured for number of channels
  • Generic FIFO interfaces are provded for the user side interface
  • Meets the AES-10 specification for multi-channel digital audio
  • Operates from a single 125 MHz clock
  • Provides data recovery without external PHY or other devices
  • Has been successfully used in both Xilinx and Altera (Intel) designs

Block Diagram

Benefits

  • One chip solution for MADI digital audio

Applications

  • Audio
  • Broadcast
  • Wired Communications

What’s Included?

  • HDL Source code
  • Multiple simulation testbenches

Specifications

Identity

Part Number
VIP-MADI
Vendor
Verien Design Group, LLC
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about I2S IP core

Enabling AI Vision at the Edge

Computer vision has made tremendous advances in the last several years due to the proliferation of AI technology. The intersection of big data and massive parallel computing changed the way in which machines are programmed to understand unstructured 2D and 3D data, such as video feeds from cameras.

CSoC Platform / Digital Subsystem IP for IoT

This paper describes a CSoC platform and configurable digital subsystem IP which can be deployed for development of IOT edge devices. The paper encompasses the different attributes of IOT edge device that can cater multiple industry segments, key features and benefits of CSoC platform, components of the digital subsystem IP that enables rapid prototyping of SoCs for IOT applications.

Growing audio requirements in SoCs

As consumer devices such as tablets, media players and home theater systems continue to incorporate more audio functionality, the systems on chip (SoCs) designed for these devices become more complex. These SoCs must support a growing list of audio requirements such as a wider range of high-definition audio compression formats, multi-channel audio content, higher sampling rates and advanced audio post-processing functions.

Frequently asked questions about I2S IP cores

What is Multi-channel Audio Digital Interface (MADI) IP Core?

Multi-channel Audio Digital Interface (MADI) IP Core is a I2S IP core from Verien Design Group, LLC listed on Semi IP Hub.

How should engineers evaluate this I2S?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2S IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP