Vendor:
Logicircuit, Inc.
Category:
Video Transport
DO-254 ARINC 818 XGA Transceiver
Provides an easy way to implement ARINC 818 compliant interfaces in Xilinx® FPGAs.
Overview
Provides an easy way to implement ARINC 818 compliant interfaces in Xilinx® FPGAs. Avionics Digital Video Bus (ADVB) is a video interface and protocol standard developed for high bandwidth, low latency, uncompressed digital video transmission in avionics systems.
Key features
- Complete header/ancillary data recovery
- Embedded ancillary data with real time update
- Flexible video resolution/frame rates
- Low Latency
- Many pixel packing and input formats
- Progressive and interlaced video
- Receiver error and status detection
- Simple pixel bus transmitter interface
- Supports V5, V6 and S6
- Supports line synchronous transmission
- Supports link speeds up to 4.25 Gbps
Benefits
- Mature source IP has been re-engineered for full DAL-A compliance for airworthiness and design assurance for safety-critical programs, supporting and simplifying the compliance effort at the FPGA level.
What’s Included?
- Encrypted source along with a complete certification data package (CDP) including all artifacts required for chip-level compliance.
Specifications
Identity
Part Number
11500
Vendor
Logicircuit, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Video Transport IP core
Introduction to Embedded DisplayPort (eDP) version 1.5
Tfox
Enabling High Performance SoCs Through Multi-Die Re-use
This paper gives a high-level overview of a technique for rapid design of new IC designs using multiple dice packaged in a variety of aggregations allowing for differnent performance levels and price points to be achieved. The technique relies on a new high-bandwidth low pin-count communication channel between two or more dice.
An HDTV SoC Based on a Mixed Circuit-Switched / NoC Interconnect Architecture (STBus/VSTNoC)
This paper presents the interconnect solution adopted for an HDTV SoC developed in HVD division of STM. The SoC is a one-chip satellite HDTV set-top box IC developed in 65nm technology. The interconnect of this HDTV SoC is the first in STM implementing a mixed architecture based on the circuit-switched interconnect named STBus and the new NoC interconnect named VSTNoC.
Steps for Delivering Multimedia Over 5 GHz WLANs
Steps for Delivering Multimedia Over 5 GHz WLANs
Tutorial: The H.264 Scalable Video Codec (SVC)
The H.264 Scalable Video Codec (SVC) reduces network bandwidth, eliminates transcoding, and simplifies storage management. Here's how it works.
Frequently asked questions about Video Transport IP cores
What is DO-254 ARINC 818 XGA Transceiver?
DO-254 ARINC 818 XGA Transceiver is a Video Transport IP core from Logicircuit, Inc. listed on Semi IP Hub.
How should engineers evaluate this Video Transport?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Transport IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.