FPGA-based Ethernet switches for real-time applications
Lattice Semiconductor and Flexibilis have released a Gigabit Ethernet Switch IP core that is scalable, non-blocking, and extensible
Vendor:
Lattice Semiconductor Corp.
Category:
Video Transport
Digital Video Broadcasting - (DVB-ASI) IP Core
Digital Video Broadcasting (DVB) is a suite of open standards for digital television.
Overview
Digital Video Broadcasting (DVB) is a suite of open standards for digital television. The interface schemes for DVB are defined in the European standard EN 50083-9, “Interfaces for CATV/SMATV Headends and Similar ProfessionalEquipment”. DVB via Asynchronous Serial Interface (DVB-ASI) is one of the primary mechanisms to transport MPEG-2 based streams over cable media.
DVB-ASI is a three-layered architecture with the top layer (Layer 2) specified by IEC 13818-1 and the bottom layers, Layer 1 and Layer 0, specified by the Fibre Channel standard IEC 141165-1, part 1. This IP core along with LatticeECP3™ SERDES/PCS implements Layer 1 of the DVB-ASI interface. A part of Layer 2 functionality is also supported by the IP core.
DVB-ASI is a three-layered architecture with the top layer (Layer 2) specified by IEC 13818-1 and the bottom layers, Layer 1 and Layer 0, specified by the Fibre Channel standard IEC 141165-1, part 1. This IP core along with LatticeECP3™ SERDES/PCS implements Layer 1 of the DVB-ASI interface. A part of Layer 2 functionality is also supported by the IP core.
Key features
- Configurable Tx FIFO supporting independent Layer 2 transmit clock
- Configurable Rx FIFO supporting independent Layer 2 receive clock
- Automatic start of packet comma insertion in the transmit side
- Rate-matching comma insertion in the transmit side
- Handshake signals for sync and data valid for transmitter and receiver
- Tx and Rx FIFO full indicators
- Rx sync byte indicator for identifying start-of-packet
- Optional configurable almost full and almost empty indicators for the FIFOs
- Matching port names for seamless connection with LatticeECP3 SERDES/PCS
- Layer 2 functions including lock, sync byte, packet size, runt and giant indicators
Block Diagram
DVB-ASI block diagram
Specifications
Identity
Part Number
DVB-ASI
Vendor
Lattice Semiconductor Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Video Transport IP core
FPGA-based Ethernet switches for real-time applications
Lattice Semiconductor and Flexibilis have released a Gigabit Ethernet Switch IP core that is scalable, non-blocking, and extensible.
FPGA-based video surveillance comes of age
Programmable FPGA devices are the perfect choice for interfacing with multiple high-resolution image sensors simultaneously...
Addressing the Verification Challenges of Panel Self Refresh in eDP
Introduction to Embedded DisplayPort (eDP) version 1.5
Tfox
Enabling High Performance SoCs Through Multi-Die Re-use
This paper gives a high-level overview of a technique for rapid design of new IC designs using multiple dice packaged in a variety of aggregations allowing for differnent performance levels and price points to be achieved. The technique relies on a new high-bandwidth low pin-count communication channel between two or more dice.
Frequently asked questions about Video Transport IP cores
What is Digital Video Broadcasting - (DVB-ASI) IP Core?
Digital Video Broadcasting - (DVB-ASI) IP Core is a Video Transport IP core from Lattice Semiconductor Corp. listed on Semi IP Hub.
How should engineers evaluate this Video Transport?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Transport IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.