Overview
Xilinx provides a market leading DPD solution that reduces CapEx and OpEx
Digital Pre-Distortion (DPD) is one of the most fundamental building blocks in wireless communication systems today. It is used to increase the efficiency of Power Amplifiers. By reducing the distortion created by running Power Amplifiers in their non-linear regions, Power Amplifiers can be made to be far more efficient. Wireless base stations not employing CFR or DPD algorithms typically exhibit low efficiency, and therefore high operational and capital equipment costs. A typical Class AB LDMOS Power Amplifier with WCDMA waveforms may have approximately 8-15% efficiency. With CFR and DPD turned on, this efficiency can grow to as much as 30-40%, resulting in tremendous savings in CapEx and OpEx for network operators. With later generations of Power Amplifier design leveraging Doherty architectures, efficiencies in the 40%+ range with Xilinx DPD are possible.
The Xilinx DPD core reduces implementation time by providing a high performance DPD solution to customers as a parameterizable core rather than one that needs to be customized by hand. Furthermore, Xilinx DPD is tuned for implementation in Xilinx FPGAs, resulting in a very small FPGA footprint and the lowest cost FPGA solution available today.
Xilinx DPD v8.0 supports the following air interface standards:
* LTE FDD/TDD
* LTE/LTE-Advanced
* TD-SCDMA
* WCDMA
* WiMAX
* CDMA2000
* MC-GSM
Learn more about Filters Transforms IP core
The digital implementation in 16nm FinFET versus 65nm (typically used for analog RF components) results in more than 10× area reduction and 4× power reduction. Xilinx has innovated ideal design solutions to implement power integrity, digital calibration loops for high precision, and robust isolation strategies.
Here's how to use FPGAs as co-, pre-, and post-processing hardware acceleration solutions for video and imaging.
Design-level security features in 90nm non-volatile Spartan-3AN FPGAs from Xilinx address the issues of overbuilding, cloning, and reverse engineering.