Vendor: Faststream Technologies Category: DLL

Delay Locked Loop IP

Generation of clock signal with a fixed but programmable phase difference with respect to a reference input clock is critical in …

Overview

Generation of clock signal with a fixed but programmable phase difference with respect to a reference input clock is critical in many applications. An all digital DLL design with several features like wide lock range for input frequencies, short locking time, and reduced jitter is achieved by this IP.








Key features

  • Timing resolution: 80ps
  • Operating frequency range: 160MHz – 700 MHz
  • Lock time: 11 cycles
  • Generates user configurable precise phase shifts from 00 to 3600 with a resolution of 10
  • Delays multiple periodic or aperiodic signals independent of voltage and temperature.

Block Diagram

FST-DLL-IP block diagram

Benefits

  • The all digital nature of the DLL design allows addition of clocking resources in FPGA prototyping of new IPs and for FPGA based embedded systems using multiple clocking resources. Rigorous simulation has been carried out to evaluate the robustness and performance of the IP. The DLL can be used for a variety of applications which require precise phase shifts with respect to reference clocks to adjust for the channel routing delays on the PCB.

Applications

  • BIST circuits for measurement of setup and hold times
  • Phase detection and tracking
  • Clock recovery from input data stream
  • High speed DDR type interface applications to align data with clock edges

Specifications

Identity

Part Number
FST-DLL-IP
Vendor
Faststream Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about DLL IP core

Super Edge Medical SoC (SEMC)

Post Covid 19, the biggest bet for revival of the industry is on 5G proliferation across the world. It is widely expected that 5G’s Enhanced Mobile broadband (eMMB) with speeds as high as 20X of 4G speed, Ultra reliable and Low Latency Communication ( URLLC) and massive Machine type connectivity (mMTC) will transform the world.

Frequently asked questions about DLL IP cores

What is Delay Locked Loop IP?

Delay Locked Loop IP is a DLL IP core from Faststream Technologies listed on Semi IP Hub.

How should engineers evaluate this DLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP