FPGA design and verification using Simulink
Here's how to implement the H.264 CABAC encoder on an FPGA using System Generator for DSP.
Vendor:
Xilinx, Inc.
Category:
Clock Generator
DDS Compiler
A critical component in the majority of DSP systems is the sinusoid generator, commonly called a Direct Digital Synthesizer (DDS)…
Overview
A critical component in the majority of DSP systems is the sinusoid generator, commonly called a Direct Digital Synthesizer (DDS) or numerically controlled oscillator (NCO). These DDS functions while simple algorithmically presents numerous difficulties to hardware engineers tasked with implementing the function. For example, it is frequently a challenge to limit the memory consumed for high SFDR requirements and also to reach maximum clock performance in the device. The DDS Compiler eliminates these difficulties and reduces implementation time to the push of a button. Furthermore, the tool provides users with the ability to make implementation trade-offs between XtremeDSP™ slice, Block Memory and Logic in order to achieve the most optimum solution for a given system.
Key features
- Phase Generator and SIN/COS Lookup Table can be generated individually or together with optional dither to provide a complete DDS solution.
- Rasterized feature eliminates phase noise from phase truncation.
- Sine, cosine, or quadrature outputs
- Optional per-channel resynchronization of accumulated phase.
- Lookup table can be stored in distributed or block RAM
- Optional phase dithering spreads the spectral line energy for greater Spurious Free Dynamic Range (SFDR)
- Phase Dithering or Taylor series correction options provide high dynamic range signals using minimal FPGA resources
- Supports SFDR from 18 dB to 150 dB
- Up to 16 independent time-multiplexed channels
- Fine frequency resolution using up to 48-bit phase accumulator with DSP slice or FPAGA logic options
- 3-bit to 26-bit signed output sample precision
- For use with Vivado® IP Catalog and Xilinx System Generator for DSP
Specifications
Identity
Part Number
DDS Compiler
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Clock Generator IP core
Designing with Virtex-5 Embedded Tri-Mode Ethernet MACs
In this article, we’ll review the feature set of Ethernet MAC blocks in Virtex-5 devices. We’ll also describe the differences between Virtex-5 and Virtex-4 FX Ethernet MACs, illustrate some potential applications, and describe how to use standard Xilinx tools to integrate an Ethernet MAC into your design.
Generating multiple clock frequencies using Specman "real" feature in mixed (Analog/Digital) design environments
Using our “Specman agent approach for the Mixed Verification” along with exploiting “real” feature of Specman version 8.2, we can introduce directed/constrained randomization to the frequencies needed for the analog modules which are interacting with the DUT (Design Under Test). This approach gives complete controllability over the clock frequencies, which can be directly randomized and modified on-the-fly from the testcase, as the scenario may demand.
Enhance circuit timing design with programmable clock generators (Part 1 of 2)
As clocks speed increase and the number of clocks increases, a programmable clock generator may offer a better system and EMI design solution
M31 on the Specification and Development of MIPI Physical Layer
MIPI is the abbreviation of "Mobile Industry Processor Interface". This article will introduce the physical layer specifications of MIPI architecture, and explain the features and benefits of D-PHY and C-PHY respectively. Then, the MIPI perspective on the development and challenges of automotive electronics and the professional MIPI technical services that M31 can provide will be shared.
Silicon-Accurate Fractional-N PLL Design
Fractional-N PLLs are a useful class of PLLs and not well understood. This paper explains in simple terms how these differ from a regular integer PLL. Common applications are listed along with a brief description of the key performance parameter – jitter.
Frequently asked questions about Clock Generator IP cores
What is DDS Compiler?
DDS Compiler is a Clock Generator IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Clock Generator?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Clock Generator IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.