DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
The DDR4/ DDR3L/ LPDDR4 Combo PHY IP provides low latency and enables up to 3200Mbps throughput.
Overview
The DDR4/ DDR3L/ LPDDR4 Combo PHY IP provides low latency and enables up to 3200Mbps throughput. The PHY IP is compliant with the latest JEDEC standards and is silicon proven in TSMC 12FFC process technology and is designed for ease of integration and faster time-to-market.
Key features
- Supported DRAM type: DDR3L/DDR4/LPDDR4
- Maximum controller clock frequency of 400MHz resulting in maximum DRAM data rate of 1866Mbps
- Interface: SSTL135/POD12/LVSTL
- Data path width scales in 32-bit increment
- Four modules for flexible configuration:CA/DQ_X16/DQ_X8/ZQ
- Programmable output impedance (DS)
- Programmable on-die termination (ODT)
- Core power:0.9V, I/O power (VDDQ):1.5V/1.35V/1.2V, RX power:1.8V
- ESD: 2KV/HBM, 200V/MM, 500V/CDM
- Support ZQ calibration
- Support 8 ranks
- Support write-leveling, CBT
- Support PHY internal VREFDQ auto decision
- Per-bit deskew in read and write datapath
- Silicon Proven in UMC 28HPC+ process technology
- Supported metal scheme: 1P7M_1C
Block Diagram
What’s Included?
- Application Note / User Manual
- Behavior model, and protected RTL codes
- Protected Post layout netlist and Standard Delay Format (SDF)
- Frame view (LEF)
- Metal GDS (GDSII)
- Test patterns and Test Documentation
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 12nm | FFC | In Production |
Specifications
Identity
Standards & Interfaces
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about LPDDR IP core
LPDDR flash: A memory optimized for automotive systems
A New Generation of LPDDR
Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions
SOCAMM: Modernizing Data Center Memory with LPDDR6/5X
On-Device AI Semiconductors & High-speed Interconnects in the Physical AI era
Frequently asked questions about LPDDR Interface IP
What is DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)?
DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC) is a LPDDR IP core from T2M GmbH listed on Semi IP Hub. It is listed with support for tsmc In Production.
How should engineers evaluate this LPDDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LPDDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.