MIL-STD-1553 Bus Controller, Remote Terminal, and Monitor Terminal
Overview
IP Core MIL-STD 1553 BC/RT/MT works on any FPGA Vendor and device independent
Key Features
- Mil-Std-1553 Intellectual Property for FPGAs and ASIC
- Suitable for any Mil-Std-1553 BC, RT, MT implementation
- Local Bus or Axi Interface
- Small FPGA area utilization
Block Diagram
Technical Specifications
Related IPs
- DO-254 MIL-STD-1553B Remote Terminal
- Master and Slave SPI Bus Controller
- Enhanced SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus. Supports eSPI Master & Slave and SPI Master & Slave functions
- I2C Controller IP – Master, Parameterized FIFO, APB Bus
- I2C Controller IP- Master / Slave, Parameterized FIFO, AXI Bus
- I2C Controller IP- Master / Slave, Parameterized FIFO, AHB Bus