MIL-STD-1553 Bus Controller, Remote Terminal, and Monitor Terminal
Overview
IP Core MIL-STD 1553 BC/RT/MT works on any FPGA Vendor and device independent
Key Features
- Mil-Std-1553 Intellectual Property for FPGAs and ASIC
- Suitable for any Mil-Std-1553 BC, RT, MT implementation
- Local Bus or Axi Interface
- Small FPGA area utilization
Block Diagram
Technical Specifications
Related IPs
- DO-254 MIL-STD-1553B Remote Terminal
- Master and Slave SPI Bus Controller
- Universal Multi-port Memory Controller for RLDRAM2/3, DDR5/4/3, DDR4 3DS and LPDDR3/2 and LPDDR3/2
- Universal Multi-port Memory Controller for RLDRAM2/3, DDR4/3, DDR4 3DS and LPDDR3/2 and LPDDR3/2
- AHB Octal SPI Controller with PSRAM and XIP Support
- Tessent Bus Monitor