Vendor: SiliconGate Category: Power On Reset (POR)

BANDGAP POR & APC Advanced Power Controller with ower on Reset (Vin=2.3-3.6V)

POR Power on Reset: The SGC21412 is an Power Controller for integration into SoC.

Contact Provider Request Datasheet

Overview

POR Power on Reset: The SGC21412 is an Advanced Power Controller for integration into SoC. The SGC21412 is based on a common platform that can be scaled for each system needs. It includes all the necessary auxiliary functions to support the Power Management Unit (PMU). Additionally it also generates the reset signals based on the monitoring of the regulated voltages. It offers high power rejection (PSRR), start-up sequencing and independent voltage reference decoupling without the need for extra package pins. The generated references have digital trimming bits for increased performance or yield improvement. The SGC21410 is stable without any external decoupling capacitor. It is specified from TJ = –40 °C to +125 °C and is designed to achieve 1 % overall voltage reference accuracy (over Load/Line/Temp/Process)

Key features

  • Bandgap POR & CTRL Advanced Power Controller
  • Low IQ: 25 μA
  • Large input voltage range
  • Internal supply voltages generation
  • Level shifter disable signal generation
  • Vref generation with independently decoupled outputs
  • Independent bias current outputs
  • Power-up sequencing controller, External voltage detector and Power-On-Reset

Specifications

Identity

Part Number
SGC21402_R65G
Vendor
SiliconGate
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SiliconGate
HQ: Portugal
Contact SiliconGate

Learn more about Power On Reset (POR) IP core

Method for Booting ARM Based Multi-Core SoCs

In the boot process various modules/peripherals (like clock controller or security handing module and other master/slaves) initialized as per the SoC architecture and customer applications. In Multi core SoCs, first primary core (also called booting core) start up in boot process and then secondary cores are enabled by software.

Analysis of RDC Paths for a million gate SoC

Reset is necessary to initialize the system and reach to a known state. Just like multiple clocks are required in an SoC to sustain various use models and performance, multiple resets are designed to cater different functional requirements. With this advent we also invite some issues due to crossings among different reset domains. In a sequential design, if the reset of source register is different from the reset of destination register even though the data path is in same clock domain, this will become asynchronous crossing path and can cause metastability at destination register.

The silicon enigma: Bridging the gap between simulation and silicon

VLSI design teams are eagerly anticipating the full functional fab out Silicon to portray their months of hard work, on the other hand the Test teams are busy planning their functional coverage (to fill in the gaps of scan (atpg) patterns coverage holes) but more often than not, the unexpected happens and the teams are busy debugging the Si bring up for functional cases. This paper is trying to highlight the seemingly innocuous issues that occur on first few day of Si bring up and proactive steps that would help reduce these cycle.

BIST Verification at SoC level

With the increase complexity of modern day SoCs, the number of memory blocks and LBIST partitions are increasing, which is in turn making the verification efforts quite challenging. This paper highlights the key points to keep in mind while deciding the verification strategy for self-test, and what are the road-blocks in executing this “ideal” verification plan.

High Density - Low power Flip-Flop

In a current trend of SoC Design, IC’s are becoming more and more complex so the challenges of meeting all the design requirements have become increasingly difficult.

Frequently asked questions about Power-On Reset (POR) IP cores

What is BANDGAP POR & APC Advanced Power Controller with ower on Reset (Vin=2.3-3.6V)?

BANDGAP POR & APC Advanced Power Controller with ower on Reset (Vin=2.3-3.6V) is a Power On Reset (POR) IP core from SiliconGate listed on Semi IP Hub.

How should engineers evaluate this Power On Reset (POR)?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Power On Reset (POR) IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP