Vendor: Cyclic Design Category: Channel Coding

1KB/ECC40 NAND Flash BCH Encoder/Decoder

The BCH encoder/decoder provides error correction code (ECC) capabilities for applications such as data storage and transmission.

Overview

The BCH encoder/decoder provides error correction code (ECC) capabilities for applications such as data storage and transmission. BCH is optimal for applications where errors are non-correlated (non-burst) such as NAND flash.

The Cyclic Design BCH IP encodes data into a 16383-bit codeword (2^14 Galois Field), enabling up to 1800 data bytes per correction block with up to 32 bits of ECC. This enables support for next-generation 3x nm flash devices that require 24+ bit ECC over 1KB blocks. Block size and ECC level can be dynamically changed for each correction operation, allowing flexibility in the design of the application controller.

The control interface is optimized around a 16-bit datapath to enable applications using DDR flash devices (8-bit can be supported with a thin wrapper to handle data multiplexing). The data interfaces are FIFO-oriented and a simple control interface eases integration into the application controller.

Key features

  • 2-40 bit error correction
  • 2-1800 data bytes per block
  • Low-latency, synchronous design
  • Pipelined correction operation supports 3 concurrent corrections
  • 16-bit data path (optional 8-bit wrapper available)
  • LFSR supports shifting of 2, 4, or 8 bits per cycle.
  • Chien Search supports 4, 8, or 16 corrections per cycle.
  • Design verified in >50 billion FPGA correction cycles

What’s Included?

  • Verilog source and documentation
  • Synthesizeable verilog testbench

Specifications

Identity

Part Number
CyclicDesign-G14
Vendor
Cyclic Design
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Cyclic Design
HQ: USA

Learn more about Channel Coding IP core

Introduction to SVA Assertions for Design Engineers

Assertions and Assertion-Based Verification (ABV) are a hot topic, but many engineering teams remain unfamiliar with the benefits that assertions bring to the design and verification process. This paper discusses the rationale for using assertions, the benefits of using assertions throughout the design and verification process, and a step-by-step approach to implementing assertions within a design.

Cyclic Design Licenses G14 BCH ECC IP to Trident Microsystems

Trident Microsystems, Inc. licenses Cyclic Design's BCH error correction IP to enable support for 8KB page MLC flash devices in their upcoming SOC and DTV products. Cyclic Design's ECC IP provides a flexible and easy to integrate solution for high levels of ECC correction required for NAND flash devices, enabling companies such as Trident to preserve their investment in their existing product portfolio.

Frequently asked questions about Channel Coding IP cores

What is 1KB/ECC40 NAND Flash BCH Encoder/Decoder?

1KB/ECC40 NAND Flash BCH Encoder/Decoder is a Channel Coding IP core from Cyclic Design listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP