Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Zipcores Electronic Systems Engineering S.L.
Category:
Filters Transforms
18-bit Sine/Cosine Function
SINCOS_X calculates the sine and cosine of an angle in radians.
Overview
SINCOS_X calculates the sine and cosine of an angle in radians. It has a fully pipelined architecture and uses fixed-point mathematics throughout. Input values are accepted as 18-bit signed values in the range -π to π. Output values are 17-bit signed values in the range -1 to 1. For input values outside the specified range, sin_out defaults to 0 and cos_out defaults to -1.
Input and output values are specified in [18 15] format with 1 sign bit, 2 integer bits and 15 fraction bits. Output values are in [17 15] format with 1 sign bit, 1 integer bit and 15 fraction bits. Internally, the function uses a quarter-wave SIN function core implemented as a 2nd order polynomial with dynamic coefficients. Values are sampled on the rising clock-edge of clk when en is high. The function has a 5 clock-cycle latency.
Key features
- Key Design Features
- Synthesizable, technology independent VHDL Core
- Combined functions y = sin(x), y = cos(x)
- Input range -π ≤ x ≤ π
- Output range -1 ≤ y ≤ 1
- Based on a quadratic polynomial with dynamic coefficients
- Input values as 18-bit signed fractions in radians
- Output values as 17-bit signed fractions
- Accurate to within 0.00017
- High-speed fully pipelined architecture
- Tiny implementation
- Only 5 clock-cycles latency
Block Diagram
SINCOS_X block diagram
Applications
- Fixed-point mathematics
- Quadrature signal generation in digital communications
- Cheaper alternative to using a 65k x 16-bit LUT (128kbytes)
- Cheaper alternative to CORDIC
Specifications
Identity
Part Number
SINCOS_X
Vendor
Zipcores Electronic Systems Engineering S.L.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is 18-bit Sine/Cosine Function?
18-bit Sine/Cosine Function is a Filters Transforms IP core from Zipcores Electronic Systems Engineering S.L. listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.