16/32-bit Microprocessor with BDM
The D68000-BDM soft core is binary-compatible with the industry standard 68000 32-bit microcoprocessor.
Overview
The D68000-BDM soft core is binary-compatible with the industry standard 68000 32-bit microcoprocessor. It has a 16-bit data bus and a 24-bit address data bus. Of course, its code is compatible with the MC68008, upward code compatible with the MC68010 virtual extensions and the MC68020 32-bit implementation of the architecture. Our efficient IP Core has an improved instructions set, which allows to execute the program with higher performance, than a standard 68000 core.
The D68000-BDM s delivered with fully automated test bench and complete set of tests, which allow easy package validation at each stage of SoC design flow.
A special testing platform has been built to run D68000-BDM with uCLinux Operating System.
Key features
- Software compatible with 68000 industry standard
- MULS, MULU take 28 clock periods
- DIVS, DIVU take 28 clock periods
- Optimized shifts and rotations
- Idle cycles removed to improve performance
- Shorter effective address calculation time
- Bus cycle timings identical to 68000
- 32 bit data and address registers
- 14 addressing modes:
- Direct:
- Data register direct
- Address register direct
- Indirect:
- Register indirect
- Postincrement register indirect
- Predecrement register indirect
- Register indirect with offset
- Indexed register indirect with offset
- PC relative:
- Relative with offset
- Relative with index and offset
- Absolute data:
- Absolute short
- Absolute long
- Immediate data:
- Immediate
- Quick immediate
- Implied
- 5 data types supported:
- bits
- BCD
- bytes, words and long words
- Arithmetic Logic Unit includes:
- 8,16,32-bit arithmetic & logical operations
- 16x16 bit signed and unsigned multiplication
- 32/16 bit signed and unsigned division
- Boolean operations
- Interrupt controller:
- 7 priority levels interrupt controller
- Unlimited number of virtual interrupt sources
- Vectored and auto-vectored modes
- Memory interface includes:
- Up to 4 GB of address space
- 16-bit data bus
- Asynchronous bus control
- M6800 family synchronous interface
- 3- and 2- wire bus arbitration
- Supervisor and user modes
- Fully synthesizable
- Static synchronous design
- Direct:
Benefits
- Rapid prototyping and time-to-market reduction
- Design risk elimination
- Development costs reduction
- Full customization
- Global sales network
- Technology independence
- Professional service
- Getting a sillicon proven IP
What’s Included?
- HDL Source Code
- Testbench environment
- Automatic Simulation macros
- Tests with reference responses
- Synthesis scripts
- Technical documentation
- 12 months of technical support
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about CPU IP core
Serial Peripheral Interface. SPI, these three letters denote everything you asked for
Using FPGAs to avoid microprocessor obsolescence
Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
Frequently asked questions about CPU IP cores
What is 16/32-bit Microprocessor with BDM?
16/32-bit Microprocessor with BDM is a CPU IP core from Digital Core Design listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.