Warren Savage On: The Other Side of the Rabbit Hole
2010 is shaping up to be a spectacular year for semiconductors. Gartner says the semiconductor market has rallied and should reach a record $300.3B in 2010, up 31.5% from 2009. This reflects more than $70B increase in revenue in a single year - a record jump for the semiconductor industry.
Suppliers to the semiconductor design chain are also experiencing great years. we've seen a dramatic rebound in EDA stock prices for Cadence, Mentor, and Magma, and Synopsys continues to be the cash machine that fuels acquisitions to fortify its lead position in the space.
In the recent IP-SOC conference in Grenoble, France, Gartner also reported expectations for a banner year in semiconductor IP with 2010 revenues expected to rise 24.9% and that the number of 3rd-party IP blocks in chips will double by 2014.
Even more remarkable is that this has occurred during a year where there is still much doubt in the economic stability of the global economy with governments saddled with enormous deficits, banks holding onto their money, and consumers shell-shocked into a level of thriftiness not seen in generations.
As we entered the "rabbit hole" in 2009 (see my November 2008 piece, "Doom and Boom"), we all knew that we were headed for a new era, but we couldn't know what it would be like on the other side. I think the record revenues we are seeing in 2010 point to some significant changes in semiconductor and electronic systems business and we are getting a glimpse of the new Wonderland.
So, what changes do we see on this side?
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related Blogs
- Building the Future of AI on Intelligent Accelerators
- Evaluating the Side Channel Security of Post-Quantum Hardware IP
- Deep Robotics and Arm Power the Future of Autonomous Mobility
- The Role of GPU in AI: Tech Impact & Imagination Technologies
Latest Blogs
- The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0
- Reimagining Chip Design - From Spec to Signoff with Cadence AI Super Agents
- The Architectural Evolution of 16GHz PLLs for Next-Gen AI and SerDes SoCs
- Considerations When Architecting Your Next SoC: NoCs with Arteris
- Implementing Dual-core Lockstep in the CHIPS Alliance VeeR EL2 RISC-V core for safety-critical applications