5 Challenges for 25G Ethernet
Here's a list of the five biggest challenges facing the new generation of 25G Ethernet products in hopes they will be addressed sooner rather than later.
The UNH-IOL has been testing Ethernet products since its inception in 1988, and over the years we have come across some Ethernet products that really puzzled us. Here are the top problems we see.
To read the full article, click here
Related Semiconductor IP
- 25G Ethernet Intel® FPGA IP
- 25G Ethernet PHY in TSMC (16nm, 12nm, N7)
- 25G Ethernet PHY in GF (14nm)
- 25G MR Ethernet PHY, TSMC 7FF x4 North/South (vertical) poly orientation
- 25G MR Ethernet PHY, TSMC 7FF x2 North/South (vertical) poly orientation
Related Blogs
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC
- Comcores: The One-Stop Shop for Automotive Ethernet and Security
Latest Blogs
- Embedded Security explained: Post-Quantum Cryptography (PQC) for embedded Systems
- Accreditation Without Compromise: Making eFPGA Assurable for Decades
- Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
- World First: Synopsys MACsec IP Receives ISO/PAS 8800 Certification for Automotive and Physical AI Security
- Last-level cache has become a critical SoC design element