Vendor: Chip Interfaces ApS Category: UALink

UALink PCS IP Core

Silicon agnostic and fully compliant Physical Coding Sublayer (PCS) implementation of UALink_200 specification The UA Link PCS IP…

Contact Provider Request Datasheet

Overview

Silicon agnostic and fully compliant Physical Coding Sublayer (PCS) implementation of UALink_200 specification

The UA Link PCS IP Core is a high-performance, silicon-agnostic and fully compliant Physical Coding Sublayer (PCS) implementation of UALink_200 specification. Designed for seamless integration into accelerator, switch, and SoC designs, it delivers deterministic low-latency, robust error correction, and compatibility with multiple high-speed Ethernet-derived link rates.

This IP core bridges the UALink Data Link Layer (DL) to the Physical Medium Attachment (PMA), ensuring optimized flit-to-codeword mapping, forward error correction (FEC), and alignment marker handling as defined in UALink_200 Standard. It is ideal for systems requiring 200–800 Gbps per Link/Station with industry-leading signal integrity and interoperability.

Key features

  • UALink_200 Specification Compliant: Implements PCS functions per Rev 1.0
  • Multi-Rate Support :
    • 100 GBASE-KR1/CR1, 200 GBASE-KR2/CR2, 400 GBASE-KR4/CR4,
    • 200 GBASE-KR1/CR1, 400 GBASE-KR2/CR2, 800 GBASE-KR4/CR4
  • Low-Latency FEC 1-way & 2-way interleave options for reduced latency
  • Deterministic Flit Alignment: 640B DL Flit to 680B codeword mapping
  • Standards-Compatible: IEEE 802.3dj PCS & FEC compliant with UALink extensions
  • Integrated Lane Alignment: Lane marker insertion/removal per UALink-defined rules
  • Targeting both ASICs and FPGAs

Block Diagram

UA Link PCS block diagram

Benefits

  • Test Environment: UA Link PCS IP is Tested against a VIP model in UVM regression for full functional coverage
  • Silicon Agnostic: Designed in Verilog and targeting both ASICs and FPGAs
  • PHY Integration: PHY Integration support with additional hours or off the shelf PHY integration package for quick and efficient  deployment
  • Active Support: All support is actively provided by engineers directly

What’s Included?

The IP Core can be delivered in Source code or Encrypted format.

The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual, Release Note and Quick Start Guide.
  • Simulation Environment, including Simple Testbed, Test case, Test Script.
  • Timing Constraints in Synopsys SDC format.
  • Access to support system and direct support from Chip Interfaces Engineers.
  • Test Report , Synopsys SGDC Files and Synopsys Lint, CDC and Waivers available on request

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
UA Link PCS
Vendor
Chip Interfaces ApS
Type
Silicon IP

Provider

Chip Interfaces ApS
HQ: Denmark
Chip Interfaces is your trusted partner for digital high-performance IP cores that meet the demanding requirements of next-generation applications. With a proven track record of delivering cutting-edge IP solutions, Chip Interfaces is a partner you can trust for your next project. We consider ourselves at the forefront of innovation, empowering chip designers to achieve exceptional performance and reliability, through significant investments in next generation technologies. Our wide range of digital IP cores encompasses JESD204, MIPI, Interlaken, CPRI/eCPRI, and RSFECs. Chip Interfaces silicon-agnostic and customizable IPs are interoperability tested with leading PHY providers, verified using the latest UVM regression techniques, and validated in test beds to ensure seamless integration with a wide range of other components and hardware platforms. This commitment to interoperability, verification and validation simplifies the design process and minimizes the risk of integration issues and ensures quality. We provide comprehensive support throughout the entire IP implementation process, and Chip Interfaces offers direct support from the engineers who designed and developed the IP cores. This unparalleled access to IP experts ensures timely and accurate guidance, enabling faster time to market. Our commitment to quality and excellence, coupled with our true wish to make our customers succeed, positions us as a trusted partner for your next project.
Contact Chip Interfaces ApS

Learn more about UALink IP core

Validating UPLI Protocol Across Topologies with Cadence UALink VIP

The UPLI (UALink Protocol Level Interface) is a logical signaling interface that facilitates communication between devices—specifically between originator devices (which initiate transactions) and completer devices (which respond to them). Each transaction comprises a request and a corresponding response, forming a complete communication cycle. Cadence UALink VIP supports various topologies to verify UPLI layer of DUT.

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.

Frequently asked questions about UALink IP cores

What is UALink PCS IP Core?

UALink PCS IP Core is a UALink IP core from Chip Interfaces ApS listed on Semi IP Hub.

How should engineers evaluate this UALink?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UALink IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP