Vendor: Global UniChip Corp. (GUC) Category: FIFO / CAM

TSMC CLN5FF Ternary Content Addressable Memory Compiler with Column Redundancy

IGMTLSY01A is a synchronous LVTLL / LVT / ULVT periphery high-density ternary content addressable memory (TCAM) with column redun…

Contact Provider Request Datasheet
TSMC 5nm N5FF Pre-Silicon View all specifications

Overview

IGMTLSY01A is a synchronous LVTLL / LVT / ULVT periphery high-density ternary content addressable memory (TCAM) with column redundancy feature. It is developed with TSMC 5nm 0.75V/1.2V CMOS LOGIC FinFET Process. Different combinations of words and bits could be used to generate the most desirable configurations.
Given the desired size and timing constraints, the IGMTLSY01A compiler is capable of providing suitable synchronous TCAM instances models within minutes. It is capable of automatically generating the data sheets, Verilog behavioral simulation models, Place & Route (P & R) models, and test patterns for use in ASIC designs. The duty cycle length could be neglected as long as setup/hold time and minimum high/low pulse widths requirements are satisfied. This allows a more flexible clock falling edge during each operation.

Key features

  • Ternary Content Addressable Memory (TCAM) operates within voltage range from 0.675V to 0.825V and junction temperature range from -40°C to 125°C. The available supported macro size is configurable from 32bits to 80K bits.
  • Pins and metal layers
  • 1P4M (1X_h_1Xb_v_1Xe_h): 4 metal layers used and top metal is MXe
  • Power mesh supported with M4 pins
  • General feature
  • TSMC 16T 0.111384um2 NOR TCAM bit cell
  • Full-customized design to optimize for performance, power and area
  • Two arrays, Data and Mask arrays, used to encode 0, 1 or X
  • Memory control pins for read/write and compare
  • Global mask input for bit-write and masked-key search capability
  • Dynamic compare power saving by appropriately configuring bank enable pins
  • Valid bit per entry
  • MATCHLINE outputs
  • Column redundancy
  • Word and Bit segment types for area and performance adjustment
  • Dual rail design to support Dynamic Voltage Frequency Scaling (DVFS) application
  • Support BIST/ECC code
  • Frequently used EDA model support
  • BIST compiler feature
  • BIST RTL compiler enabling TCAM complete read, write, search function tests with various data background
  • At-speed test for column repair TCAM compiler
  • JTAG interface to program basic and advanced types of algorithm
  • Hierarchical verification flow: TCAM local, block level and SOC level verification
  • Support the JTAG stream for various BIST algorithm tests and programmable tests
  • With eFuse inserted, generate the JTAG stream for BIST tests, eFuse programming and BISR test
  • ECC system feature
  • Pure soft macro RTL compiler to support SEC/DED for Read/Write operation and SCRUB mode
  • Support auto scrub mode with programmable timing interval
  • External scrub can be requested by system with interrupt control
  • External standard SRAM can be used for ECC bits
  • Support RTL wrapper for system integration and test bench for verification

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 5nm N5FF Pre-Silicon

Specifications

Identity

Part Number
IGMTLSY01A
Vendor
Global UniChip Corp. (GUC)

Provider

Global UniChip Corp. (GUC)
HQ: Taiwan
Global Unichip Corp. (GUC), a dedicated full service SoC (System On Chip) Design Foundry based in Taiwan, was founded in 1998. GUC provides total solutions from silicon-proven IPs to complex time-to-market SoC turnkey services. GUC is committed to providing the most advanced and the best price-performance silicon solutions through close partnership with TSMC, GUC major shareholder, and other key packaging and testing power houses. With state of the art EDA tools, advanced methodologies, and experienced technical team, GUC ensures the highest quality and lowest risks to achieve first silicon success. GUC has established a global customer base throughout Greater China, Japan, Korea, North America, and Europe. Its track-record in complex SoC designs has brought benefits to customers in time to revenue at the lowest risk.
Contact Global UniChip Corp. (GUC)

Learn more about FIFO / CAM IP core

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Rigorous Framework for Hardware-Software Co-design of Embedded Systems

When implementing new embedded applications, industrial companies are facing new challenges: these applications are very complex to program (between 5 and 10 million lines of code are common) and require handling of several possibly heterogeneous models and languages. Integration choices are wide-ranging, from functions hard-coded in hardware IP to embedded software for multi-core clusters. Additionally integration must take into account at the same time several kinds of constraints: processing power, memories, power budget limitation, etc.

Frequently asked questions about FIFO / CAM IP cores

What is TSMC CLN5FF Ternary Content Addressable Memory Compiler with Column Redundancy?

TSMC CLN5FF Ternary Content Addressable Memory Compiler with Column Redundancy is a FIFO / CAM IP core from Global UniChip Corp. (GUC) listed on Semi IP Hub. It is listed with support for tsmc Pre-Silicon.

How should engineers evaluate this FIFO / CAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FIFO / CAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP