Vendor: SmartDV Technologies Category: FIFO / CAM

TCAM Memory Model

TCAM Memory Model provides an smart way to verify the TCAM component of a SOC or a ASIC.

Contact Provider Request Datasheet

Overview

TCAM Memory Model provides an smart way to verify the TCAM component of a SOC or a ASIC. The SmartDV's TCAM memory model is fully compliant with standard TCAM Specification and provides the following features. Better than Denali Memory Models.

TCAM Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

TCAM Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports TCAM memory devices from all leading vendors.
  • Supports all the TCAM commands as per the specification.
  • Supports 100% of TCAM protocol standard.
  • Supports following commands,
    • Write
    • Read
    • Mask Write
    • Mask Read
    • Query
  • Supports flexible selection of width and depth.
  • Supports flexible masking.
  • Supports single-cycle write, read and search operation.
  • Supports match-found and match-done flags to check the provided key availability during search operation.
  • Supports hardware reset.
  • Checks for following,
    • Availability of key
    • Response time for the provided key
  • Supports callbacks, so that user can access the data observed by monitor.
  • Constantly monitors TCAM behavior during simulation.
  • Quickly validates the implementation of the TCAM protocol.
  • Supports callbacks for user to get command data on bus.
  • Built in functional coverage analysis.

Block Diagram

TCAM Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of TCAM designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the TCAM testcases.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
TCAM Memory Model
Vendor
SmartDV Technologies

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about FIFO / CAM IP core

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Rigorous Framework for Hardware-Software Co-design of Embedded Systems

When implementing new embedded applications, industrial companies are facing new challenges: these applications are very complex to program (between 5 and 10 million lines of code are common) and require handling of several possibly heterogeneous models and languages. Integration choices are wide-ranging, from functions hard-coded in hardware IP to embedded software for multi-core clusters. Additionally integration must take into account at the same time several kinds of constraints: processing power, memories, power budget limitation, etc.

Frequently asked questions about FIFO / CAM IP cores

What is TCAM Memory Model?

TCAM Memory Model is a FIFO / CAM IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this FIFO / CAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FIFO / CAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP