Vendor: Flexibilis Oy Category: Ethernet

Triple-speed (10Mbps/100Mbps/1Gbps) Ethernet Layer-2 switch that supports new protocols, providing seamless redundancy for Ethernet networking

The Flexibilis Redundant Switch (FRS) is a triple-speed (10Mbps/100Mbps/1Gbps) Ethernet Layer-2 switch that supports new protocol…

Overview

The Flexibilis Redundant Switch (FRS) is a triple-speed (10Mbps/100Mbps/1Gbps) Ethernet Layer-2 switch that supports new protocols, providing seamless redundancy for Ethernet networking. FRS is compatible with IEC 62439-3 Clause 5 ”High-availability Seamless Redundancy (HSR)” and IEC 62439-3 Clause 4 ”Parallel Redundancy Protocol (PRP)”. The Flexibilis Redundant Switch also includes IEEE1588v2 Precision Time Protocol (PTP) transparent clock functionality. FRS is designed for use in programmable hardware environments (FPGA).

With its 1Gb speed and from 3 to 8 ports it is the highest performing HSR/PRP switch in the market. With FRS no separate RedBox is needed, but devices can be connected straight to the FRS, making it a cost-effective solution. Easy licensing method and free evaluation version are all available, as well as a very useful “Getting Started with FRS” training package. The training will help you to choose the correct functionalities for your needs.

Key features

  • Triple-speed (10Mbps/100Mbps/1Gbps), full-duplex operation on all ports
  • Compatible with IEC 62439-3 Clause 5 “High-availability Seamless Redundancy (HSR)”
  • Compatible with IEC 62439-3 Clause 4 ”Parallel Redundancy Protocol (PRP)”
  • Time and frequency synchronization using IEEE1588-2008 Precision Time Protocol v2
  • Ethernet packet forwarding at wire-speed, non-blocking
  • All of the ports of FRS can be either copper or fiber Ethernet interfaces, or connected to other FPGA blocks
  • Ethernet packet filter and prioritization on each of the ports
  • Reliable Store-and-Forward operation with data integrity checking
  • HSR RedBox, HSR End-node, HSR QuadBox, PRP RedBox and DANP support
  • IEEE1588v2 End-to-end one-step Transparent Clock Functionality
  • IEEE1588v2 Peer-to-peer Transparent Clock support functions
  • Compatible with IEEE standard 802.1D Media Access Control (MAC) Bridges
  • Interface options – MII and GMII (RMII, RGMII and 1000BASE-X with separate adapters)
  • Register interface for accessing control and status registers
  • Management Data Input/Output (MDIO) controller for PHY and switch management, automatic polling of connected PHY devices

Block Diagram

Video

This video presents some basics of High-availability Seamless Redundancy (HSR) and Parallel Redundancy Protocol (PRP).

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
FRS
Vendor
Flexibilis Oy

Provider

Flexibilis Oy
HQ: Finland
Flexibilis Oy (Inc.) is a provider of networking equipment and technologies for wireless and wired applications. Solutions provided by Flexibilis are based on industry standard technologies and protocols enabling compatibility with the past and the future. Flexibilis employs high-end technologies including extensive use of programmable hardware. Flexibilis Oy is headquartered in Tampere, Finland. Founded in 1998, Flexibilis achieved a strong position in the Field Programmable Gate Array business with its IP products and design services. Thanks to rapid development in FPGA technology Flexibilis was able to expand to communication and time synchronization device markets with products that have performance no software-based architecture can achieve. Flexibilis' special expertise is well trusted by customers using and developing military, medical and industrial technologies. Flexibilis encourages its employees' professional development and independent decision making to ensure customer's benefit.

Learn more about Ethernet IP core

Three Ethernet Design Challenges in Industrial Automation

As factories, process plants, and robotics platforms become increasingly intelligent and interconnected, the demand for stable, low-latency data links has pushed Ethernet deeper into embedded systems. However, since designing Ethernet connectivity into industrial chips comes with its technical and logistical hurdles, engineers may face challenges when implementing Ethernet in industrial designs.

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.

Ultra Ethernet Security: Protecting AI/HPC at Scale

As artificial intelligence and high-performance computing (AI/HPC) reshape industries, the need for robust, scalable, and secure connectivity has never been greater. Built from tightly integrated CPUs, GPUs, and SmartNICs, today’s compute clusters demand high-throughput, low-latency networks that can scale from die-to-die to multi-rack deployments.

Frequently asked questions about Ethernet IP cores

What is Triple-speed (10Mbps/100Mbps/1Gbps) Ethernet Layer-2 switch that supports new protocols, providing seamless redundancy for Ethernet networking?

Triple-speed (10Mbps/100Mbps/1Gbps) Ethernet Layer-2 switch that supports new protocols, providing seamless redundancy for Ethernet networking is a Ethernet IP core from Flexibilis Oy listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP