Vendor: Truechip Solutions Category: Ethernet

Ultra Ethernet Verification IP

The Ultra Ethernet (UE) Verification IP provides an effective & efficient way to verify the components interfacing with Ethernet …

Contact Provider Request Datasheet

Overview

The Ultra Ethernet (UE) Verification IP provides an effective & efficient way to verify the components interfacing with Ethernet interface of an IP or SoC. The UE VIP is compliant with IEEE standard 802.3-2018 & UE Specifications V1.0. This VIP is light weight with easy plug-and-play interface so that there is no hit on the design cycle time.

Key features

  • Supports AI base profile.
  • UET features: Message semantics, Packet delivery, tx congestion control sublayers
  • PDS layer supports RUD, ROD and UUD PDS ordering modes.
  • PDS supports single and multiple PDC establishment.
  • SES supports relative and absolute addressing.
  • PDS supports various error packets generation and reception.
  • Supports SES-PDS logical interface
  • Ethernet supports 100G, 200G, 400G, 800G and 1.6T as per IEEE Std 802.3.
  • Supports Standard IP layer
  • Supports Standard DLL layer
  • Supports Standard ethernet PHY layer with 100G PHY lanes
  • Callback support in all Layers to provide user control.
  • Rich set of configurations and parameters.
  • Supports Dynamic as well as Static Error Injection scenarios.
  • On the fly protocol checking static and dynamic assertion.
  • Built in Coverage analysis.
  • Graphical analyzer to show transactions for easy debugging

Block Diagram

Ultra Ethernet (UEC) block diagram

Benefits

  • Available in native System Verilog (UVM/OVM/ VMM) and Verilog
  • Unique development methodology to ensure the highest levels of quality
  • Availability of Compliance & Regression Test Suites
  • 24X5 customer support
  • Unique and customizable licensing models
  • Exhaustive set of assertions and coverage points with connectivity example for all the components
  • Consistency of interface, installation, operation, and documentation across all our VIPs
  • Provide complete solution and easy integration in IP and SoC environment

What’s Included?

  • Deliverables Ultra Ethernet BFM’s for
    • PDS layer with Congestion Management
    • SES layer
    • IP layer
    • DLL Layer
    • Reconciliation layer
    • PCS layer
    • PMA layer
    • FEC layers (RS-FEC, BASE-R FEC)
    •  PMD layer
  • Ethernet 100G/200G/400G/800G/1.6T layered monitors and scoreboard Test environment and Test Suite-
    • Basic and Directed Protocol Tests
    • Random Tests- Error Scenario Tests
    • Assertions & Cover Point Tests
    • User Test Suite
  •  Integration Guide, User Manual and Release Note
  • GUI analyser to view simulation packet Flow

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Ultra Ethernet (UEC)
Vendor
Truechip Solutions

Provider

Truechip Solutions
HQ: USA
Truechip is a leading provider of Design and Verification solutions – which help you to accelerate your design, lowering the cost and the risks associated in the development of your ASIC, FPGA and SoC. Truechip is a privately held company, with a global footprint and with a strong and experienced leadership team. Truechip was established in 2008 with a Mission to:
  • To create world class Verification IP Solutions
  • To provide expert consultancy to ASIC & SoC Design companies
  • To design SOCs from Architecture to Working Silicon
Our Vision is to:
  • To be the leading provider of Semiconductor IP Solutions
  • To be a one-stop-shop for Design and Verification
Our Guiding Principles are:
  • Customer Success
  • Commitment to Quality
    • Quality of Products
    • Quality of Engineers
  • Best in class Customer Support
  • Ethics and Integrity
We at Truechip leverage the extensive domain knowledge and expertise from current associations to provide complete set of design and verification solutions to our customers.
Contact Truechip Solutions

Learn more about Ethernet IP core

Three Ethernet Design Challenges in Industrial Automation

As factories, process plants, and robotics platforms become increasingly intelligent and interconnected, the demand for stable, low-latency data links has pushed Ethernet deeper into embedded systems. However, since designing Ethernet connectivity into industrial chips comes with its technical and logistical hurdles, engineers may face challenges when implementing Ethernet in industrial designs.

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.

Ultra Ethernet Security: Protecting AI/HPC at Scale

As artificial intelligence and high-performance computing (AI/HPC) reshape industries, the need for robust, scalable, and secure connectivity has never been greater. Built from tightly integrated CPUs, GPUs, and SmartNICs, today’s compute clusters demand high-throughput, low-latency networks that can scale from die-to-die to multi-rack deployments.

Frequently asked questions about Ethernet IP cores

What is Ultra Ethernet Verification IP?

Ultra Ethernet Verification IP is a Ethernet IP core from Truechip Solutions listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP