Vendor: Low Power Futures Category: Edge AI Accelerator

Sensor Fusion IP

Designed to enable low power signal conditioning for IoT edge endpoints.

Contact Provider Request Datasheet

Overview

Designed to enable low power signal conditioning for IoT edge endpoints. It includes accelerators to perform Kalman filtering, CNN and DNN.
It offers the ability to combine data from various sensors in applications where sensor devices collect a significant amount of data, such as industrial IoT, smart home, motion controller, heath monitor, wearable, electronics consumer, robotics, etc.

Key features

  • Kalman Filter
  • Extended Kalman Filter
  • CNN

Benefits

  • Power and area-optimized
  • Fully integrated for better portability to different embedded processors, including ARM and RISCV
  • Built for smooth integration into an SoC or used as the main foundation of a standalone SoC
  • Support for highly-differentiating products at a lower cost and time-to-market
  • Complete UVM Verification environment
  • End-to-end FPGA Validation Platform validated with qualified certification tools

Applications

  • Industrial IoT
  • Smart City
  • Smart Home
  • Motion controllers
  • Electronics Consumer

What’s Included?

  • Delivered as Soft or Hard IP
  • Comprehensive firmware
  • FPGA Validation Platform
  • UVM Test Bench
  • Technical Specifications
  • Integration Manual

Specifications

Identity

Part Number
LP-FUSION
Vendor
Low Power Futures

Provider

Low Power Futures
HQ: Canada
Low Power Futures is an industry leading low-power and ultra-low-power hardware and firmware IP for IoT. We enable the “Internet of Things” by providing innovative, power-efficient, highly integrated, secure and configurable IPs designed for low-power IoT systems. With LPF IP leverage reconfigurable technology for custom and optimize IoT chip solutions and products.
Contact Low Power Futures

Learn more about Edge AI Accelerator IP core

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI

While lightweight architectures like MobileNetV2 employ Depthwise Separable Convolutions (DSC) to reduce computational complexity, their multi-stage design introduces a critical performance bottleneck inherent to layer-by-layer execution: the high energy and latency cost of transferring intermediate feature maps to either large on-chip buffers or off-chip DRAM. To address this memory wall, this paper introduces a novel hardware accelerator architecture that utilizes a fused pixel-wise dataflow.

Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP

Enter the Multi-Protocol SerDes (Serializer/Deserializer)—a flexible, reusable IP block that allows a single PHY to support multiple serial communication protocols, such as PCIe, SATA, Ethernet, USB, and more. This approach enables SoC vendors to meet diverse customer requirements and application needs without redesigning I/O for each target market.

Frequently asked questions about Edge AI Accelerator IP cores

What is Sensor Fusion IP?

Sensor Fusion IP is a Edge AI Accelerator IP core from Low Power Futures listed on Semi IP Hub.

How should engineers evaluate this Edge AI Accelerator?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Edge AI Accelerator IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP