Vendor: Nuclei System Technology Category: Hash / MAC

Security Hash, SM3 Hash and HMAC Engine

The hash processor is a fully compliant implementation of the secure hash algorithm (SHA-1, SHA-224, SHA-256, SHA-384, SHA-512), …

Contact Provider Request Datasheet

Overview

The hash processor is a fully compliant implementation of the secure hash algorithm (SHA-1, SHA-224, SHA-256, SHA-384, SHA-512), the MD5 (message-digest algorithm 5) and SM3 hash algorithm and the HMAC (keyed-hash message authentication code) algorithm suitable for a variety of applications. HMAC is suitable for applications requiring message authentication.

The hash processor computes FIPS (Federal Information Processing Standards) or SM3 approved digests of length of 160,224, 256, 384, 512 bits. It also computes 128 bits digests for the MD5 algorithm.

Key features

  • Suitable for data authentication applications, compliant with:
    • Support Federal Information Processing Standards Publication FIPS PUB 180-4, Secure Hash Standard (SHA-1 and SHA-2 family),
    • Support Internet Engineering Task Force (IETF) Request For Comments RFC 1321 MD5 Message-Digest Algorithm,
    • Support Internet Engineering Task Force (IETF) Request For Comments RFC 2104 HMAC: Keyed-Hashing for Message Authentication, and Federal Information Processing Standards Publication FIPS PUB 198-1, The Keyed-Hash Message Authentication Code (HMAC),
    • Support Digital signature and verification of state secrets SM3 standard
    • Support Digital signature and verification of state secrets Whirlpool standard
  • Corresponding 32-bit words of the digest from consecutive message blocks are added to each other to form the digest of the whole message
  • Automatic 32-bit words swapping to comply with the internal little-endian representation of the input bit-string
  • Word swapping supported: bits, bytes, half-words of 32-bit word
  • Automatic padding to complete the input bit string to fit digest minimum block size of 512 bits (16 x 32 bits) or 1024 bits (32 x 32 bits)
  • Fast computation of SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SM3, Whirlpool and MD5:
    • 59 (respectively 51) clock cycles for processing one 512-bit block of data using SHA-1 (respectively SHA-224 SHA-256 or SM3) algorithm
    • 80 clock cycles for processing one 512-bit block of data using Whirlpool algorithm,
    • 51 clock cycles for processing one 512-bit block of data using MD5 algorithm,
    • 75 clock cycles for processing one 1024-bit block of data using SHA-384 or SHA-512 algorithm
  • Slave peripheral, accessible through 32-bit word accesses only
  • 16 x 32-bit words (H0 to H15) for output message digest
  • Automatic data flow control with support of direct memory access (DMA) using one channel, 4 words burst transfers are supported
  • Interruptible message digest computation, on a block(512 bits or 1024 bits) basis:
    • Re-loadable digest registers,
    • Hashing computation suspend/resume mechanism, including using DMA
  • One internal input FIFO:
    • The width of FIFO is 32bits,
    • The depth of FIFO is 32

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
HASH
Vendor
Nuclei System Technology

Provider

Nuclei System Technology
HQ: China
Nuclei System Technology is a top RISC-V processor IP vendor based in China . Nuclei is dedicating to develop configurable low-power and high-performance 32/64-bit RISC-V processors and related solutions for AIoT applications. Nuclei has developed several series products to address the full range of embedded system applications, including N100, N200, N300, N/NX/UX 600, with extensible and security features. We have collaborated with many well-known companies for silicon-proven solutions, e.g. the first RISC-V general MCU - GDVF103 with GigaDevice.
Contact Nuclei System Technology

Learn more about Hash / MAC IP core

The Challenge of Automotive Hardware Security Deployment

A complete reinvention of the automotive industry is currently underway. Autonomous driving, connected vehicles, and the electrification of the powertrain all represent a once-in-a-generation shift in the manufacturing process.

Embracing a More Secure Era with TLS 1.3

TLS 1.3 offers attractive speed and security improvement benefits that are hard to ignore. The handshake phase was sped up by removing one or more roundtrips (back and forth messaging between client and server) in TLS 1.3 – with “or more” meaning that for certain cases, roundtrips can be entirely eliminated (0-RTT).

Standardized PUF-based Solution for Device eID

In this column, after a background introduction, we will first discuss IEEE 802.1AR standard on secure device identity. Next, we’ll assert PUF is an enabling solution for the device eID. Third, we will discuss PUF related international standards. Fourth, we will present a short tutorial on PUFiot. Fifth, we will assert that PUFiot is an ideal Device eID with wide applications. Finally, we will draw a conclusion on the future trend of Device eID development.

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Security in vehicular systems

With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.

Frequently asked questions about Hash / MAC IP cores

What is Security Hash, SM3 Hash and HMAC Engine?

Security Hash, SM3 Hash and HMAC Engine is a Hash / MAC IP core from Nuclei System Technology listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP