Vendor: Crypto Quantique Category: Hash / MAC

Cryptographic Cores IP

Lightweight, Scalable Cryptographic Accelerators for Secure SoC Designs The Cryptographic Cores IP portfolio delivers secure, hig…

Contact Provider Request Datasheet

Overview

Lightweight, Scalable Cryptographic Accelerators for Secure SoC Designs

The Cryptographic Cores IP portfolio delivers secure, high-performance implementations of symmetric, asymmetric, and post-quantum algorithms. Designed for low-area, low-latency operation, the silicon-proven cores help SoC designers and embedded teams build trusted, efficient devices for IoT, automotive, medical, and industrial markets.

AES Encryption

Supports 128-, 192-, and 256-bit keys with ECB, CBC, GCM, OFB, and CTR modes. Configurable for optimal performance/power trade-offs.

Ascon for Lightweight Use Cases

Authenticated encryption and hashing based on the NIST SP800-232 finalist. Compact and efficient, ideal for small-footprint devices.

Elliptic Curve Cryptography (ECC)

Implements ECDSA and ECDH for secure identity, authentication, and encryption, optimized for embedded systems.

Post-Quantum Cryptography (PQC)

Hardware acceleration for ML-KEM (Kyber), ML-DSA (Dilithium), and SLH-DSA (SPHINCS+) — ready for emerging quantum-safe mandates.

Secure Hashing

SHA-2 and SHA-3 cores with integrated countermeasures provide fast, secure integrity and signature verification.

Key Lifecycle Support

On-chip TRNG-based key generation with integrated management for generation, rotation, and revocation.

Key features

  • Full Algorithm Coverage: AES, SHA, ECC, Ascon, and PQC options. All hardened and production-ready
  • Side-Channel Resistance: Built-in defences against side-channel and fault injection attacks as standard
  • Flexible Integration: Configurable for silicon area, latency, and interface options (AXI, APB, etc.)
  • Post-Quantum Ready: Support for Kyber, Dilithium, and SPHINCS+ ensures future-proof security
  • Standards Compliant: FIPS 186-4 and ISO/IEC 14888 conformant, with support for certification workflows
  • Low Power, High Throughput: Designed to meet the demands of constrained IoT devices and real-time systems

Benefits

  • SoC & ASIC Design Teams: Build secure chips with certified crypto IP that meets performance and area goals.
  • Embedded Platform & Security Architects: Choose from proven cores to enforce secure boot, identity, and encryption policies.
  • Embedded Designers: Integrate crypto acceleration into MCU or subsystem with minimal code overhead.
  • Compliance & QA: Achieve regulatory compliance faster with certifiable, standards-aligned building blocks.

What’s Included?

  • RTL,
  • test benches,
  • LEF/GDSII,
  • SystemVerilog models,
  • synthesis constraints,
  • documentation

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Cryptographic Cores IP
Vendor
Crypto Quantique

Provider

Crypto Quantique
HQ: United Kingdom
Crypto Quantique is an IoT security pioneer. We’ve combined cryptography and quantum physics to develop security products that drive end-to-end security and unlock scalability for IoT networks.
Contact Crypto Quantique

Learn more about Hash / MAC IP core

The Challenge of Automotive Hardware Security Deployment

A complete reinvention of the automotive industry is currently underway. Autonomous driving, connected vehicles, and the electrification of the powertrain all represent a once-in-a-generation shift in the manufacturing process.

Embracing a More Secure Era with TLS 1.3

TLS 1.3 offers attractive speed and security improvement benefits that are hard to ignore. The handshake phase was sped up by removing one or more roundtrips (back and forth messaging between client and server) in TLS 1.3 – with “or more” meaning that for certain cases, roundtrips can be entirely eliminated (0-RTT).

Standardized PUF-based Solution for Device eID

In this column, after a background introduction, we will first discuss IEEE 802.1AR standard on secure device identity. Next, we’ll assert PUF is an enabling solution for the device eID. Third, we will discuss PUF related international standards. Fourth, we will present a short tutorial on PUFiot. Fifth, we will assert that PUFiot is an ideal Device eID with wide applications. Finally, we will draw a conclusion on the future trend of Device eID development.

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Security in vehicular systems

With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.

Frequently asked questions about Hash / MAC IP cores

What is Cryptographic Cores IP?

Cryptographic Cores IP is a Hash / MAC IP core from Crypto Quantique listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP