Vendor: Synopsys, Inc. Category: IPsec / TLS

Multipurpose Security Protocol Accelerator

The Multipurpose Security Protocol Accelerator (SPAcc) offers designers unprecedented configurability to address the complex secu…

Contact Provider Request Datasheet

Overview

The Multipurpose Security Protocol Accelerator (SPAcc) offers designers unprecedented configurability to address the complex security requirements that are commonplace in today's multi-function, high-performance SoC designs. Increasingly, these designs include security at the MAC layer (e.g., Wi-Fi, MACsec or 3GPP/LTE), VPN security with IPsec and TLS/DTLS, application layer security such as SRTP, and content protection. Compounding the challenge is the need to support high throughput requirements with mixed packet size traffic characteristics along with low latency requirements to preserve quality of service in voice and video applications in single- and multi-core processor architectures.

Most security protocols require computationally intensive confidentiality and authentication algorithms to be applied to the data. The Multipurpose SPAcc provides a framework including a programmable sequencer, secure DMA engine, and cryptographic/hashing resources that can handle a variety of protocols, such as IPsec, TLS/DTLS, SRTP, Wi-Fi, MACsec, content protection, and 3GPP/LTE/LTE-A. The Multipurpose SPAcc reduces the bus traffic and offers increased throughput by supporting efficient data sequencing as well as parallel processing of cryptographic operations (authentication and encryption/decryption).

Specifically for automotive applications, the Security Protocol Accelerator has been certified by SGS-TÜV for functional safety ISO-26262 ASIL B level compliance with ASIL D safety integrity for systematic faults and ASIL B for random hardware faults.

Key features

  • Highly configurable security accelerator
  • Support for all ciphers, hashes and MAC algorithms used in major protocols such as IPsec, SSL/TLS/DTLS, Wi-Fi, 3GPP LTE/LTE-A, SRTP, MACsec
  • Cipher algorithms: AES, DES/3DES, ChaCha20, MULTI2, KASUMI, SNOW 3G, ZUC
  • Cipher modes: ECB, CBC, CTR, OFB, CFB, f8, XTS, UEA1, UEA2, 128-EEA1, 128-EEA2, 128-EEA3
    • Authenticated Encryption with Associated Data (AEAD) modes: CCM, GCM, ChaCha20 with Poly1305
    • Hash/MAC algorithms: MD5, SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256, SHA3-224/256/384/512, SHAKE128, SHAKE256, HMAC, KMAC, cSHAKE, XOF, AES-XCBC-MAC, AES-CMAC, Poly1305, CRC-32-IEEE802.3
    • Hash modes: raw hash, SSLMAC, HMAC
    • Other modes: GSM A5/3, ECSD A5/3 and GEA3 keystream generation
  • Options
    • LTE ciphers: KASUMI-f9, KASUMI-UIA1, SNOW-3G-UIA2, SNOW-3G-128-EIA1, AES-128-EIA2, ZUC-128-EIA3
    • SMx ciphers: SM3, SM4 (modes: ECB, CTR, CBC, CCM, GCM, XTS)
  • Differential Power Analysis (DPA) countermeasures for AES, SM4, and DES
  • Built-in scatter/gather DMA capability offloads system CPU
  • Optimal bus utilization
  • Increased throughput through parallel hashing and encryption
  • IV import feature – permits DMA of IV with associated payload
  • Secure key port to access secrets stored in NVM
  • Secure bus option for systems which differentiate between secure and normal processing modes
    • TEE support (e.g., ARM® TrustZone®, ARC SecureShield)
  • Virtualization – allows sharing between multiple CPUs
  • QoS capability allows multiple command priority queues for enhanced traffic management capabilities
  • Command and status FIFO depth selection offers interrupt coalescence
  • Dual-clock domain capability to run interface and crypto content in different clock domains
  • Support for big- or little-endian
  • Selectable 32- or 64-bit bus interfaces
    • AMBA AXI
    • AMBA AHB
    • Lower level of interfacing available
  • Compliant with Functional Safety ISO 26262 ASIL-B/D by TÜV-SGS for enhanced security in Automotive SoC designs

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
dwc_spacc
Vendor
Synopsys, Inc.

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Contact Synopsys, Inc.

Learn more about IPsec / TLS IP core

Bringing IPsec into the Quantum Safe Era

Over the next five years, all security protocols and public key cryptography will undergo a comprehensive overhaul to ensure quantum safety. This represents the most significant change in these domains since the advent of public key cryptography.

How to design secure SoCs, Part V: Data Protection and Encryption

In today’s connected world, where data is a crucial asset in SoCs, Part V of our series explores how to protect and encrypt data, whether at rest, in transit, or in use building on our earlier blog posts of the series: Essential security features for digital designers, key management, secure boot, and runtime integrity.

Cryptography Does Not Equal Security

At Rambus, we often receive RFIs, RFPs and RFQs for security silicon IP cores to be used in our customer’s next semiconductor product. Such requests often contain a long shopping list of required cryptographic algorithms, their modes of operation, their key lengths or strengths and performance and sizing requirements.

Frequently asked questions about IPsec / TLS IP cores

What is Multipurpose Security Protocol Accelerator?

Multipurpose Security Protocol Accelerator is a IPsec / TLS IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this IPsec / TLS?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this IPsec / TLS IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP