Vendor: Rambus, Inc. Category: GDDR

GDDR7 Memory Controller

The GDDR7 controller IP core is designed for use in applications requiring high memory throughput including artificial intelligen…

Contact Provider Request Datasheet

Overview

The GDDR7 controller IP core is designed for use in applications requiring high memory throughput including artificial intelligence/machine learning (AI/ML), graphics, high-performance computing (HPC).

It supports 160 Gigabytes per second (GB/s) throughput for a GDDR7 memory device enabling next-level performance for AI accelerators and GPUs using GDDR7 memory.

How a GDDR7 Memory Controller Implementation in a Subsystem works

The GDDR7 controller supports all GDDR7 link features including PAM3 and NRZ signaling. Optimized for high efficiency and low latency across a wide variety of traffic scenarios, it offers low-power support (self-refresh, hibernate self-refresh, dynamic frequency scaling, etc.) and Reliability, Availability and Serviceability (RAS) features such as end-to-end data path parity, parity protection for stored registers, etc. Comprehensive memory test support and integration support for third-party PHYs are available.

Key features

  • Supports up to 40 Gbps per pin operation
  • 2.5 GHz CK4 clock
  • 1.25 GHz controller clock
  • Internal data path 32x memory width (i.e. 256 bits for 8-bit memory)
  • Optimized for high efficiency and low latency across a wide range of traffic scenarios (random/sequential, short/long bursts, etc.)
  • Optimized command sequence for highest bus utilization including per-bank refresh scheduling: single queue structure handles look-ahead activates/ precharges and read/write ordering for minimal latency
  • Up to 4 AXI ports per channel
    • Async or sync to core memory controller (lower latency for sync configuration)
    • Multiple interface data width options (128, 256, 512)
  • Up to 2 local ports per channel
  • Supports low power modes
    • Power-down
    • Self-refresh, hibernate self-refresh
    • Dynamic frequency scaling (DFS)
    • Sleep
    • Progressive low power
  • Supports all GDDR7 link features
    • CRC with retry for reads and writes
    • PAM3 and NRZ signaling
    • Data scramble
    • Data poison
    • Clamshell mode
    • DQ logical remap
  • Advanced RAS features
    • End-to-end data path parity
    • Parity protection for all stored registers

Block Diagram

GDDR7 Memory Controller block diagram

Applications

  • AI,
  • Graphics,
  • HPC

What’s Included?

  • Core (source code)
  • Testbench (source code)
  • Complete documentation
  • Expert technical support
  • Maintenance updates

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
GDDR7 Memory Controller
Vendor
Rambus, Inc.

Provider

Rambus, Inc.
HQ: USA
Rambus delivers industry-leading chips and silicon IP for the data center and AI infrastructure. With over three decades of advanced semiconductor experience, our products and technologies address the critical bottlenecks between memory and processing to accelerate data-intensive workloads. By enabling greater bandwidth, efficiency and security across next-generation computing platforms, we make data faster and safer.
Contact Rambus, Inc.

Learn more about GDDR IP core

Micro-threaded Row and Column Operations in a DRAM Core

The technique of micro-threading may be applied to the core of a DRAM to reduce the row and column access granularity. This results in a significant performance benefit for those applications that deal with small data object

Selection Criteria for Using DDR, GDDR or MobileDDR Memories in System Designs

This paper will include a short review of the key features of DDR, GDDR and MobileDDR memory architectures, covering power, speed and cost characteristics as well as key functionality differences that can impact overall system architecture. Using real system design experiences each of the main memory architectures will be used to address system design challenges of sustained bandwidth, reliability, access priority, power savings, and interface requirements.

SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference

Large Language Models (LLMs) have gained popularity in recent years, driving up the demand for inference. LLM inference is composed of two phases with distinct characteristics: a compute-bound prefill phase followed by a memory-bound decode phase. This paper proposes SPAD (Specialized Prefill and Decode hardware), adopting a less-is-more methodology to design specialized chips tailored to the distinct characteristics of prefill and decode phases.

High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4

HBM4 is the latest generation of the High Bandwidth Memory (HBM) that has become analogous to the Artificial Intelligence (AI) boom that is everywhere in today’s world. HBM is also increasingly being used in other applications like Data centers, autonomous driving systems, servers, cloud computing just to mention few domains where bandwidth and performance in a key requirement.

Frequently asked questions about GDDR IP

What is GDDR7 Memory Controller?

GDDR7 Memory Controller is a GDDR IP core from Rambus, Inc. listed on Semi IP Hub.

How should engineers evaluate this GDDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GDDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP