TSMC CLN3P 3nm Deskew PLL - 200MHz-1000MHz
True Circuits, Inc.
•
HQ:
USA
The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- TSMC
- 3nm
- N3P
Compare 3,961 TSMC IP Cores from 81 vendors
-
-
TSMC CLN3P 3nm Deskew PLL - 400MHz-2000MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- TSMC
- 3nm
- N3P
-
TSMC CLN3P 3nm Deskew PLL - 800MHz-4000MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- TSMC
- 3nm
- N3P
-
TSMC CLN3P 3nm DDR DLL - 188MHz-940MHz
True Circuits, Inc.• HQ: USAThe DDR DLL uses a reference clock to establish a time base in order to delay arbitrary (nonperiodic) strobe signals by precise f…
- TSMC
- 3nm
- N3P
-
TSMC CLN3P 3nm DDR DLL - 250MHz-1250MHz
True Circuits, Inc.• HQ: USAThe DDR DLL uses a reference clock to establish a time base in order to delay arbitrary (nonperiodic) strobe signals by precise f…
- TSMC
- 3nm
- N3P
-
TSMC CLN3P 3nm DDR DLL - 395MHz-1975MHz
True Circuits, Inc.• HQ: USAThe DDR DLL uses a reference clock to establish a time base in order to delay arbitrary (nonperiodic) strobe signals by precise f…
- TSMC
- 3nm
- N3P
-
TSMC CLN3P 3nm Clock Generator PLL - 200MHz-1000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 3nm
- N3P
-
TSMC CLN3P 3nm Clock Generator PLL - 400MHz-2000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 3nm
- N3P
-
TSMC CLN3P 3nm Clock Generator PLL - 800MHz-4000MHz
True Circuits, Inc.• HQ: USAThe Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096.
- TSMC
- 3nm
- N3P
-
TSMC CLN22ULLLVT 22nm Ultra PLL - 15MHz-3000MHz
True Circuits, Inc.• HQ: USAThe Ultra PLL is designed with a architecture using high-speed digital and analog circuits that offers exceptional performance, f…
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Spread Spectrum PLL - 153MHz-766MHz
True Circuits, Inc.• HQ: USAThe Spread Spectrum PLL is designed to multiply an input clock by a fixed-point number between 92 and 184 with frequency spreadin…
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Spread Spectrum PLL - 306MHz-1530MHz
True Circuits, Inc.• HQ: USAThe Spread Spectrum PLL is designed to multiply an input clock by a fixed-point number between 92 and 184 with frequency spreadin…
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Spread Spectrum PLL - 612MHz-3060MHz
True Circuits, Inc.• HQ: USAThe Spread Spectrum PLL is designed to multiply an input clock by a fixed-point number between 92 and 184 with frequency spreadin…
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Multi Phase DLL - 175MHz-875MHz
True Circuits, Inc.• HQ: USAThe Multi Phase DLL is designed for high-speed interface applications.
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Multi Phase DLL - 350MHz-1750MHz
True Circuits, Inc.• HQ: USAThe Multi Phase DLL is designed for high-speed interface applications.
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Multi Phase DLL - 700MHz-3500MHz
True Circuits, Inc.• HQ: USAThe Multi Phase DLL is designed for high-speed interface applications.
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm General Purpose PLL - 350MHz-1750MHz
True Circuits, Inc.• HQ: USAThe General Purpose PLL is a wide range clock multiplier with deskew capability.
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Deskew PLL - 175MHz-875MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Deskew PLL - 350MHz-1750MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- TSMC
- 22nm
- ULL
-
TSMC CLN22ULLLVT 22nm Deskew PLL - 700MHz-3500MHz
True Circuits, Inc.• HQ: USAThe Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference.
- TSMC
- 22nm
- ULL