Overview
The Mil1394 OHCI Link Layer IP Core provides a complete IP solution for the OHCI layer of the Mil1394 protocol.
The core includes all functionality needed to meet the Mil1394 specification including: Asynchronous Transmit, Isochronous Receive, Start of Frame (STOF) handling, STOF regulated transmit functions, Self ID, and CRC generation/checking.
At the PHY-Link interface, the core is built for connecting to any PHY implementing the defined standard PHY-Link interface. This interface is compatible with the New Wave Design PHY IP core as well as discrete.
This core is targeted toward Mil1394 aerospace applications and has been used on a wide range of parts at varying operating rates. The core comes with test-benches and example code, making design integration a straightforward task.
Evaluation versions of the OHCI Link Layer IP Core are available and New Wave Design has a set of standard form factor boards featuring FPGAs, 1394b connectors and transformers, and off-the-shelf reference designs for quick evaluation of the OHCI Link Layer IP Core.
Learn more about Firewire IP core
It's a common misconception that IEEE 1394 links are limited to 4.5 m in length. This perception is no doubt caused by the statement found in the IEEE 1394 standard that all three types of cables (4-, 6-, and 9-pin) have "a suggested maximum length of 4.5 m." The 1394 standard goes on to point out that longer length cables are possible, but this has been largely overlooked and misunderstood. Additionally, IEEE 1394-2008 contains several clauses that specify long-haul media, which can support much longer distances.
Time to market is most important criteria for survival in the IC design industry. For this one should produce low cost good quality silicon in lesser time. In order to achieve this, design should be validated well before tape out in application area ecosystem and all software should be ready before silicon comes in the lab. This objective can be achieved by porting design and test environment to the emulator. This paper deals with art of skillfully porting a SoC on to emulator, architecting virtual evaluation board (EVB) and benefits of using emulation.
Eric Esteve, IPnest
While IEEE 1394/Firewire is a popular and proven standard familiar to many system designers, there is still the potential to make design errors that can compromise performance. Here are some tips for avoiding such problems
To address the bandwidth limitations of the USB 2.0 interface, the USB Implementers Forum (USB-IF) released the SuperSpeed USB 3.0 specifications in November 2008. The USB 3.0 specification provides a maximum bandwidth of up to 5Gbps while limiting power consumption. In this white paper we present the features of the USB 3.0 protocol, discuss the new usage models it enables and compare it with some of the existing interface standards popular in the market today.
Serial Advanced Technology Attachment (SATA) has become the dominant interface for internal storage in desktops, notebooks and consumer electronics devices.
