Vendor: Microtronix Datacom Ltd. Category: Video Processing

JPEG-LS Lossless Image Encoder

The Lancero JPEG-LS Lossless Image Encoder IP Core is a efficient FPGA based implementation of the ITU T.87 lossless image compre…

Contact Provider Request Datasheet

Overview

The Lancero JPEG-LS Lossless Image Encoder IP Core is a highly efficient FPGA based implementation of the ITU T.87 lossless image compression standard. JPEG-LS performs better than JPEG-2000 in most lossless use cases but with less resource requirements and no need for external memory. Encoding requires less than one line of latency.

Key features

  • Leading lossless image compression results for 8 to 16 bits image sample depths
  • Less than one line of encoding latency
  • Low resource count, no external memory needed. Scales to multiple instances is easy
  • Pixel and data FIFO input/output or Avalon Streaming interface with back-pressure
  • Accepts and encodes one pixel per clock cycle
  • Configurable output data word width
  • Configurable image sizes up to ultra-high definition and beyond

Block Diagram

1599065 block diagram

Applications

  • Medical (DICOM), military, space imaging
  • Surveillance camera’s
  • High-end film and photo scanners
  • Satellite and space imaging

What’s Included?

  • Encrypted Lancero JPEG-LS IP Core with pixel FIFO interface
  • Altera Avalon Streaming bus wrapper
  • Simulation Test Benches
  • C bitstream identical model with cross validation against RTL
  • Technical support
  • Full SystemVerilog RTL source code can be licensed on request

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
1599065
Vendor
Microtronix Datacom Ltd.

Provider

Microtronix Datacom Ltd.
HQ: Canada
Microtronix began as a design and embedded engineering firm for custom networking equipment for the Telco marketplace, pioneering the X25 protocol. Today, Microtronix uses these same engineering skills to develop and support their own line of embedded products, specializing in the rapid development of FPGA based hardware, IP cores, printed circuit board, and software solutions for embedded products. Microtronix provides a turnkey design-development service, with proven expertise in taking products from initial concept through to production. Microtronix also provides embedded engineering design services for these technologies either on an hourly basis or through a fixed price quotation. By design, all Microtronix solutions are engineered to be cost effective and exceed their requirements for service, quality, and function.
Contact Microtronix Datacom Ltd.

Learn more about Video Processing IP core

Picking the right MPSoC-based video architecture: Part 1

A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing

Analysis: ARC's Configurable Video Subsystems

Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1.

Frequently asked questions about Video Processing IP

What is JPEG-LS Lossless Image Encoder?

JPEG-LS Lossless Image Encoder is a Video Processing IP core from Microtronix Datacom Ltd. listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP