DeWarp IP
The DWP300 DeWarp IP delivers real-time geometric distortion correction through a hardware/software architecture enabling precise…
Overview
The DWP300 DeWarp IP delivers real-time geometric distortion correction through a hardware/software architecture enabling precise lens dewarping in-line with the encoding pipeline.
Designed for optimal silicon area and power efficiency, the DWP300 DeWarp IP combines a customizable software driver that generates mesh configurations for a wide range of geometric transformations with a dedicated hardware core executing the transformation in real time on full video.
Architecture
Hardware Core
A dedicated hardware core that performs real-time geometric transformations on the full video stream.
Integration with a hardware encoder result in no intermediate frame buffering, minimizing memory bandwidth usage and latency.
Software Driver
Customizable driver generates mesh configurations for a wide range of distortion type customers can adapt the solution.
Key features
- Real-Time Geometric Distortion Correction
- Precise Lens Distortion Compensation
- Advanced Image DeWarping Capabilities
Benefits
- Lens Distortion Correction: Corrects distortions for wide-angle and utlra-wide optics in real time
- Customer-Configurable Software: Open software architecture enables integrators to tune customizable mesh
- Up to 8Kp60 High-Resolution Processing: Supports up to 3840x2160 @ 60 fps in single core operation no dropped frames under full load
- Two Integrations Model: Available in standalone and inline integration with Allegro DVT's Prism Encoder IPs: H.264, HEVC (H.265), VP9, AV1, VVC and LCEVC
- Mesh-Based Transformation: Software-generated mesh tables allow arbitrary geometric warping with per-pixel precision, fully configurable per use case
What’s Included?
- RTL Source Code
- C Control Software & Mesh Generator Example
- Technical Documentation
- Integration & Validation Support
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about Video Processing IP core
Configurable Processors for Video Processing SOCs
FPGA-based video surveillance comes of age
Picking the right MPSoC-based video architecture: Part 1
Video encoding with low-cost FPGAs for multi-channel H.264 surveillance
Analysis: ARC's Configurable Video Subsystems
Frequently asked questions about Video Processing IP
What is DeWarp IP?
DeWarp IP is a Video Processing IP core from Allegro DVT listed on Semi IP Hub.
How should engineers evaluate this Video Processing?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.