Vendor: SmartDV Technologies Category: Video Processing

MPEG2TS Verification IP

MPEG-2 Transport stream is a International Standard addresses the combining of one or more elementary streams of video and audio,…

Overview

MPEG-2 Transport stream is a International Standard addresses the combining of one or more elementary streams of video and audio, as well as other data, into single or multiple streams which are suitable for storage or transmission. The SmartDV VIP for MPEG-2 TS is fully compliant with Standard ITU-T H.222.0 | ISO/IEC 13818

MPEG2TS Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MPEG2TS Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Full MPEG-2 TS Transmitter and Receiver functionality.
  • Supports the combination of the video and audio coding methods defined in Parts 2 and 3 of ISO/IEC 13818
  • Supports Generic coding of moving pictures and associated audio information Part 7 Advanced Audio Coding (AAC).
  • Supports Generic coding of moving pictures and associated audio information for Systems as per ISO/IEC 13818-1
  • Supports Generic coding of moving pictures and associated audio information for Extensions of DSM-CC as per ISO/IEC 13818-6.
  • Supports Coding of moving pictures and associated audio for digital storage media at up to about 1,5 Mbit/s as per ISO/IEC 11172-1 for Systems and ISO/IEC 11172-2 for video.
  • Supports below PSI(Program-Specific Information) tables for carried in the transport stream,
    • Program association table (PAT);
    • Program map table (MPT);
    • Conditional access table (CAT);
    • Network information table (NIT);
    • Transport stream description table (TSDT);
    • IPMP control information table.
  • Supports all types of Descriptors as per ISO/IEC 13818 and ISO/IEC 14496.
  • Supports Cyclic Redundancy Check(CRC) as per ISO/IEC 13818-1.
  • Supports Forward error correction(FEC) BCH code(511,493).
  • Supports all Source coding algorithm.
  • Supports Interlaced and Progressive video format.
  • Supports zero byte and macro block Stuffing as per ISO/IEC 13818-2.
  • Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Functional coverage to cover each and every feature of the MPEG-2 TS specification.
  • Test suite to test each and every feature of MPEG-2 TS specification.
  • Status counters for various events on bus.
  • Supports constraints Randomization.
  • Callbacks in Transmitter and Receiver for various events.

Block Diagram

Benefits

  • Faster testbench development and more complete verification of MPEG-2 TS designs.
  • Easy to use command interface simplifies testbench control and configuration of receiver and transmitter.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the MPEG-2 TS testcases.
  • Examples showing how to connect various components, and usage of Transmitter, Receiver and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MPEG-2TS VIP
Vendor
SmartDV Technologies

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.

Learn more about Video Processing IP core

Picking the right MPSoC-based video architecture: Part 1

A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing

Analysis: ARC's Configurable Video Subsystems

Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1.

Frequently asked questions about Video Processing IP

What is MPEG2TS Verification IP?

MPEG2TS Verification IP is a Video Processing IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP