DVB-S2X FEC encoder

Overview

The Core can reach payload bitrates up to 2.5 Gbits/s ( equivalent baud rates > 600Mbaud). The Core implements a very efficient parallel architecture for BCH and LDPC processing. It is fully validated and available on FPGA and ASIC targets.

Key Features

  • Functional specifications:
    • Fully compliant with DVB-S2 and DVB-S2X specifications
    • Modulations: QPSK, 8PSK, 16APSK, 32APSK, 64APSK, 128APSK and 256APSK
    • Supports CCM, VCM, ACM modes
    • Covers BCH and LDPC encoding, block interleaver and I/Q symbol mapper
  • Core features:
    • Payload bitrate up to 2.5 Gbps payload
    • Baud rate up to 620 Mbaud
    • Advanced architecture allowing parallelized BCH and LDPC encoding
    • Optimized footprint in FPGA and ASIC
    • Frame-by-frame on-the-fly configuration
    • Symbol-level back pressure
    • AXI-stream interfaces

Applications

  • DVB-S2
  • DVB-S2X
  • Governmental
  • Backhauling

Technical Specifications

Maturity
field proven
Availability
Now
×
Semiconductor IP