Vendor: Pacific MicroCHIP Corp. Category: High-Speed

Output Buffer for up to 12Gb/s

The PMCC_OBUF12G is a differential CML 50Ω terminated output driver for datarates from DC up to 12Gb/s.

Contact Provider Request Datasheet
GlobalFoundries 65nm LP In Production View all specifications

Overview

The PMCC_OBUF12G is a differential CML 50Ω terminated output driver for datarates from DC up to 12Gb/s. The buffer can also be used for up to 8GHz clock driving. Depending on input signal level it can work in two modes. If the input signal level is lower than 0.1V p-p, the PMCC_OBUF12G will work as a linear amplifier. When input signal level is higher than 0.1V p-p diff., this macro-block works as a limiting amplifier with 500mV single ended or 1V differential output swing. The buffer features output pattern depended jitter below 0.5ps. For power saving, the buffer has a reduced swing mode (600mV p-p differential). 

Three bit control is provided for biasing current adjustment within ±20% to optimize PMCC_OBUF12G performance for the customer needs.

Key features

  • Data-rates up to 12GHz.
  • Power consumption 40mW
  • Differential or single ended 50Ω terminated output.
  • Deterministic jitter below 0.5ps
  • S22 below – 7.5dB @ f<10GHz
  • Normal and low swing output
  • Stand-by mode

Benefits

  • Extra low power at upto 12Gb/s. Can serve as LVDS buffer.

What’s Included?

  • GDS II file
  • Netlist for Spectre simulation
  • Layout and Schematic (DRC & LVS) verification reports
  • Complete macro datasheet
  • Macro integration/application notes
  • Design kit and software related information
  • Optional deliverables are:
  • Library containing entire hierarchy of macro schematic and layout cells
  • Extracted views containing parasitic components from layout
  • Verilog-A model replicating macro functionally
  • Simulation test-benches
  • Optional components specific to macro: biasing, specialized I/Os, glue-logic, transmission lines etc.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 65nm LP In Production

Specifications

Identity

Part Number
PMCC_OBUF12G
Vendor
Pacific MicroCHIP Corp.

Provider

Pacific MicroCHIP Corp.
HQ: USA
Pacific MicroCHIP Corp. is a privately held ASIC design company headquartered in Culver City, California, USA. We provide ASIC products, design services and IP blocks for a wide range of ASICs used in precision instrumentation, fiber optic and wireless communications, DNA storage as well as for variety of other applications.
Contact Pacific MicroCHIP Corp.

Learn more about High-Speed IP core

PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions

Innosilicon, a leading IP provider, offers a complete PCIe 5.0 solution stack that includes both PHY and controller IPs. Although both layers are crucial to achieving a fully compliant and high-performance PCIe interface, this paper deep dives into the technical challenges of PHY design, highlighting insights drawn from real-world design margins, receiver robustness, and advanced jitter analysis in the context of Gen5 systems.

Frequently asked questions about High-Speed I/O Pad IP

What is Output Buffer for up to 12Gb/s?

Output Buffer for up to 12Gb/s is a High-Speed IP core from Pacific MicroCHIP Corp. listed on Semi IP Hub. It is listed with support for globalfoundries In Production.

How should engineers evaluate this High-Speed?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this High-Speed IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP