TSMC Work on 5nm Process Leaves EUV Undecided
Alan Patterson, EETimes
12/15/2015 00:00 AM EST
TSMC Co-CEO Mark Liu made the comments about the company’s 5nm work at a supply chain management conference in Hsinchu, Taiwan earlier this month. The company, which hasn’t yet put 5nm on its product roadmap, is still evaluating whether to use extreme ultraviolet (EUV) lithography as part of the process.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
Latest News
- JEDEC® Publishes First Industry-Wide Silicon Photonics Reliability Standard for AI, Datacenter and Telecom Infrastructure
- Orthogone Technologies Launches Ultra-Low-Latency FPGA IP Portfolio for Multi-Industry Deterministic Networking
- TIER IV joins Arm Total Design for Physical AI to accelerate ready-to-use Autoware solutions through Open AD Kit
- SEMIFIVE Signs Turnkey Contract with Mobilint to Develop Robotics AI Chip Under 'K-On-Device AI Semiconductor' Program
- ICTK to Acquire Network Security Firm withnetworks, Expanding from Security Chips into Global Enterprise Security Solutions