TSMC Work on 5nm Process Leaves EUV Undecided
Alan Patterson, EETimes
12/15/2015 00:00 AM EST
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s largest foundry, said it has started work on a 5nm process to push ahead its most advanced technology, yet the company remains undecided on the adoption of extreme ultraviolet lithography at that node.
TSMC Co-CEO Mark Liu made the comments about the company’s 5nm work at a supply chain management conference in Hsinchu, Taiwan earlier this month. The company, which hasn’t yet put 5nm on its product roadmap, is still evaluating whether to use extreme ultraviolet (EUV) lithography as part of the process.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- M31 Launches USB4 IP for TSMC 5nm Process
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options