Comcores JESD204D IP core conforming to the Revision D of the JESD204 standard released in Dec'2023 now available
Copenhagen, Denmark, Jan 8, 2024 – At Comcores we want to keep enabling our customers with the latest IPs and to meet this requirement, for a major part of the last year we have been working on developing our JESD204D IP which was designed based on our understanding of the how the needs of the serialized interface between data converters and logic devices will evolve and a premption of what the JEDEC standards committee would consider as part of the upcoming D revision to the JESD204 Standard.
Now with the release of D revision to the JESD204 Standard in Dec’2023, we are pleased to share that our JESD024D IP is fully compliant with the revised standard, which is characterized with support for Data interface speeds of up to 116 Gbps with PAM4 encoding as well as three types of channels, Extra Short Reach, (XSR), Medium Reach, (MR), & Long Reach, (LR) and the RS-FEC link layer, is now available for commercial purchase.
For more information on JESD204D IP or to request a datasheet write to us at sales@comcores.com
About Comcores
Comcores is a Key supplier of digital IP Cores and solutions with a focus on Ethernet, Wireless Fronthaul for ORAN and C-RAN, and Chip to Chip Interfaces. Comcores’ mission is to provide best-in-class, state-ofthe- art, quality components and solutions to ASIC, FPGA, and System vendors and drastically reduce their product cost, risk, and time to market. Our long-term background in building communication protocols, ASIC development, wireless networks and digital radio systems has brought a solid foundation for understanding the complex requirements of modern communication tasks. This know-how is used to define and build state-of-the-art, high-quality products used in communication networks.
To know more about our products and solutions please visit us at www.comcores.com
Related Semiconductor IP
Related News
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA