ASICs for the IoT Cross the Horizon
Rich Quinnell, EETimes
6/19/2015 11:00 AM EDT
SEATTLE — The recent burst of activity in the EDA, foundry, and contract chip design industries indicates that they have joined the scramble to stake out territory in the Internet of Things (IoT) market. While the design and fabrication of ASICs has broad applicability, EDA companies are now creating platforms and developing tool packages specifically to reduce barriers to entry for IoT design teams. The result may be a new wave of custom connected devices.
There are two major perceived issues with ASICs that have lead IoT design teams to work primarily with off-the-shelf resources instead, according to Huzefa Cutlerywala, a sr. director of Technical Solutions at custom chip designer Open-Silicon. "They think of ASIC design as being something long term," Cutlerywala said in an interview with EE Times. "Because time to market is one of their main concerns, IoT designers have been avoiding ASICs." The second major issue holding back ASIC use in the IOT, Cutlerywala pointed out, is risk. "It's much safer when you're starting with out-of-the-box functionality."
To read the full article, click here
Related News
- The European Commission awards Frontgrade Gaisler funding under the Horizon Europe, Space R&I Work Programme: “COSMIC7” a development for RISC-V 7nm Microprocessor for Space Applications
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Eliyan Introduces NuLink™-XD, a New Class of Power-Reach Configurable 224G PAM4 SerDes Enabling the Industry’s Lowest-Power Electro-Optical Modules for AI Scale-Up
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B