2016: Expect Unexpected Innovation in IP Development
Chris Rowen, CTO, Cadence's IP Group
EETimes (12/30/2015 10:48 AM EST)
We know what to expect from the global electronics innovation cycles—more of everything: density, chips, standards, IP blocks, on and on. But is that it? In 2016, we should expect the unexpected.
Commercial IP has become a universally accepted mainstay of modern SoC design. It is hard to imagine how most of today’s leading electronic platforms could happen without the high-quality processors, DSPs, bus fabrics, DDR controllers, memory macros, standard cells, I/O controllers, high-speed PHYs and key analog interfaces supplied by a wide ecosystem of IP builders. Does that mean that 2016 is just more of the same, everyone creep at little more up and to the right? Yes and no.
We know what to expect from the global electronics innovation cycles—more density, more chips, more industry standards, more IP blocks, better tools and continued intense pressure of price, power, performance and differentiation. But is that it? Is that what innovation is all about? I think not. In 2016, we should expect the unexpected.
Let’s look at four related areas:
To read the full article, click here
Related Semiconductor IP
- NB-IoT Based Cellular IoT Platform with GNSS support
- Wi-Fi 802.11 ax/Wi-Fi 6 /Bluetooth LE v5.4/15.4-2.4GHz RF Transceiver IP for IOT Application in TSMC22 ULL
- Multiprotocol IoT gateway is a feature-rich, software only, hardware independent solution, which supports multiple industrial protocols
- 5G IoT DSP
- TSMC CLN6FF 6nm IoT PLL - 30MHz-1000MHz
Related News
- Imec inaugurates NanoIC pilot line, accelerating innovation in sub-2nm systems-on-chip
- Arteris Network-on-Chip IP Deployed in Renesas’ Next-Gen R-Car Automotive Technology
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- Chips&Media Completes Development of Next-Gen 'AV2' HW Decoder IP
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B