SerDes signal integrity challenges at 28Gbps and beyond
March 29, 2017
Maintaining signal integrity has become increasingly difficult for SerDes designers at 28Gbps, 56Gbps and beyond. After nearly fifty years, NRZ technology continues to pose significant challenges as data rates approach 56Gbps and refreshed standards mandate increased receiver sensitivity (down to 35 mV).
With shorter unit intervals and closing eyes, triggering becomes ever more complex and requires enhanced receiver equalization such as continuous-time-linear equalization and decision feedback equalization to correct. In addition, channel loss and reflections (noise) at increased data rates and noise complicate forward error correction.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Addressing Signal and Power Integrity for High-Speed Data Center Applications
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- How Big Is The Analogue/Mixed Signal Market?
- Mixed Signal Success Requires the Voice of Analog Designers
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era