Xylon Releases the Reference logicBRICKS Graphics Processing Unit (GPU) Design for Xilinx Zynq-7000 AP SoC based inrevium Extension Microcontroller Card from Tokyo Electron Device, Ltd.
December 17, 2013 -- Zagreb, Croatia – Xylon, a leading provider of advanced FPGA application solutions, IP cores and design services, today released the 2D and 3D Graphics Processing Units (GPU) logicBRICKS reference design for Xilinx® Zynq™-7000 All Programmable SoC based TB-7Z-020-EMC inrevium Extension Microcontroller Card from Tokyo Electron Device, Ltd (TED).
This pre-verified reference design is used for demonstrations of the Microsoft Windows Embedded Compact 2013 (WEC2013) Board Support Package (BSP) designed by TED. To learn more about the TED's WEC2013 BSP, please contact TED: http://solutions.inrevium.com/products/base/zynq/tb-7z-020-emc.html.
System designers can use the provided design in combination with the evaluation Xylon software driver, which is included with the TED WEC2013 BSP, and fully customize logicBRICKS GPU to meet their graphics requirements.

logicBRICKS GPU Runs Windows Embedded Compact OS on TED's TB-7Z-020-EMC Board (WEC BSP provided by TED)
Design deliverables include: evaluation logicBRICKS IP cores and hardware design files prepared for Xilinx Platform Studio (XPS) design suite and pre-compiled SD card image with the Linux 3D graphics demo.
Visit us and learn more about new Xylon reference designs: http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Graphics-for-Zynq-AP-SoC-TED.aspx
Related Semiconductor IP
- E-Series GPU IP
- Arm's most performance and efficient GPU till date, offering unparalled mobile gaming and ML performance
- 3D OpenGL ES 1.1 GPU IP core
- 2.5D GPU
- 2D GPU Hardware IP Core
Related News
- Xylon Unveils 2D and 3D Graphics/HMI logicBRICKS Reference Designs for Xilinx Zynq-7000 ZC702 Evaluation Board
- Xylon Showcases the World's Fastest 3D Graphics Engine for Xilinx Zynq-7000 All Programmable SoC
- Xylon Announces logiSPI SPI to AXI4 Controller Bridge IP Core for Xilinx Zynq-7000 AP SoC and FPGAs
- Xylon's 3D graphics accelerator IP core targets the Xilinx Zynq-7000 Extensible Processor Platform (EPP) family
Latest News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance