Xilinx Announces Availability of 100G RS-FEC IP for Data Center, Service Provider, and Enterprise Applications
Company is first to demonstrate new 100G IEEE 802.3bj RS-FEC IP Solution with Finisar and TE Connectivity Optics at OFC 2015
SAN JOSE, Calif., March 18, 2015 -- Xilinx, Inc. (NASDAQ: XLNX) today announced availability of its 100G IEEE 802.3bj Reed-Solomon FEC (RS-FEC) IP for data center, service provider, and enterprise applications. The 100G RS-FEC IP enables new emerging optical solutions such as SR4, CWDM4, PSM4 or ER4f. Using the Xilinx 100G IEEE 802.3bj RS-FEC LogiCORE™ IP, customers can accelerate designs and be first to market while meeting the increased demands of mobile and cloud traffic. This solution also delivers on the low latency needed for time sensitive applications such as high performance computing. The 100G RS-FEC LogiCORE™ IP solution seamlessly connects to Xilinx's integrated or soft 100G Ethernet MAC IP running on Virtex® UltraScale™.
Xilinx is the first to demonstrate a complete 100G RS-FEC IP solution with Finisar and TE Connectivity (TE) optics showcased in multiple demonstrations at OFC 2015, March 24 – 26 2015, Los Angeles Convention Center, Los Angeles, CA. These demonstrations will feature the Virtex UltraScale VU095 FPGA communicating to a Finisar CFP4 ER4f optical module (Ethernet Alliance booth #2531) and a TE QSFP28 SR4 optical module (TE booth #1417).
The 100G IEEE 802.3bj RS-FEC LogiCORE IP solution is available for early access customers. For more information, please contact your local sales representative or visit http://www.xilinx.com/esp/wired/wired_ip_resources.htm#connectivity
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
Related Semiconductor IP
Related News
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- Virtex-5 TXT Platform Delivers First Single FPGA Solution for Building 40G and 100G Telecommunications Equipment
- ViaSat Announces New 100G Optical Transport Forward Error Correction (FEC) Products and Digital Signal Processing Services
- Vitesse's New Forward Error Correction Technology Accelerates Migration to 100G
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing